数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV3550 数据表(PDF) 76 Page - STMicroelectronics

部件名 STV3550
功能描述  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV3550 数据表(HTML) 76 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 72Page - STMicroelectronics STV3550 Datasheet HTML 73Page - STMicroelectronics STV3550 Datasheet HTML 74Page - STMicroelectronics STV3550 Datasheet HTML 75Page - STMicroelectronics STV3550 Datasheet HTML 76Page - STMicroelectronics STV3550 Datasheet HTML 77Page - STMicroelectronics STV3550 Datasheet HTML 78Page - STMicroelectronics STV3550 Datasheet HTML 79Page - STMicroelectronics STV3550 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 144 page
background image
76/144
STV3550
CPU and System Management Functional Description
However, the STV3550 Memory Interface provides control over the SDRAM clock in order to switch
the I/O without any timing violations according to Low Power Mode entry and exit specified for the
SDRAM devices.
6.3.11 Memory Configurations
In all the following configurations, the Flash device has always 16 data lines and no more than 20
address lines.
The Flash device does not receive any clock signals from the STV3550, and the STV3550
considers the Flash memory as an asynchronous device.
The SDRAM device always receives clock signals from the STV3550.
The Address bus is always shared between the SDRAM and Flash memories. Additional memory
parameters can be adjusted through software (SDRAM size and organization, Flash latency, etc.).
6.3.11.1 Low-Cost Configuration
This configuration requires a SDRAM device with 16 data lines. A typical SDRAM size may be 64
Mbits (8 MBytes).
The Flash data bus is separate from the SDRAM data bus. Therefore, constraints when placing the
devices are reduced, i.e. wires are short and wire loads are small.
Since 16-bit data words are used, address outputs ADDR[11:0] are connected to the SDRAM
address bus and address outputs ADDR[16:15] are used as Bank Activate signals.
Flash is a Read-only device.
6.3.11.2 High-End Configuration with one SDRAM Device
This configuration requires a SDRAM with 32 data lines. A typical size of the SDRAM may be 128
Mbits (16 MBytes).
Figure 48: Low-Cost Configuration
ADDR[19:0]
DATA[15:0]
CS
OE
WE
A[11:0]
DQ[15:0]
CS
RAS
CAS
FLASH
16Mb
WE
DQM[1:0]
SDRAM
64Mb
STV3550
NOT_CS_FLASH
ADDR[19:0]
FLASH_D[15:0]
NOT_RAS
NOT_CAS
RD_NOT_WR
NOT_BE[1:0]
CKOUT_SDRAM
SDRAM_D[15:0]
NOT_CS_SDRAM
[19:0]
[11:0]
[15:0]
[19:0]
CLK
BA[1:0]
[16:15]
CKEN
CKIN_SDRAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com