| 数据搜索系统,热门电子元器件搜索 |
|
RA4M3 数据表(PDF) 43 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RA4M3 数据表(HTML) 43 Page - Renesas Technology Corp |
|
43 / 92 page ![]() Note: tPBcyc: PCLKB cycle. Note 1. tcac: CAC count clock source cycle. 2.3.8 SCI Timing Table 2.24 SCI timing (1) Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. Parameter Symbol Min Max Unit Test conditions SCI Input clock cycle Asynchronous tScyc 4 — tPcyc Figure 2.26 Clock synchronous 6 — Input clock pulse width tSCKW 0.4 0.6 tScyc Input clock rise time tSCKr — 5 ns Input clock fall time tSCKf — 5 ns Output clock cycle Asynchronous tScyc 6 (other than SCI1, SCI2) 8 (SCI1, SCI2) — tPcyc Clock synchronous 4 — Output clock pulse width tSCKW 0.4 0.6 tScyc Output clock rise time tSCKr — 5 ns Output clock fall time tSCKf — 5 ns Transmit data delay Clock synchronous master mode (internal clock) tTXD — 5 ns Figure 2.27 Clock synchronous slave mode (external clock) tTXD — 25 ns Receive data setup time Clock synchronous master mode (internal clock) tRXS 15 — ns Clock synchronous slave mode (external clock) tRXS 5 — ns Receive data hold time Clock synchronous tRXH 5 — ns Note: tPcyc: PCLKA cycle. tSCKW tSCKr tSCKf tScyc SCKn Note: n = 0 to 4, 9 Figure 2.26 SCK clock input/output timing RA4M3 Datasheet 2. Electrical Characteristics R01DS0368EJ0120 Rev.1.20 Dec 2, 2020 Page 43 of 92 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |