数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RA4M3 数据表(PDF) 49 Page - Renesas Technology Corp

部件名 RA4M3
功能描述  Armv8-M architecture with the main extension
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RA4M3 数据表(HTML) 49 Page - Renesas Technology Corp

Back Button RA4M3 Datasheet HTML 45Page - Renesas Technology Corp RA4M3 Datasheet HTML 46Page - Renesas Technology Corp RA4M3 Datasheet HTML 47Page - Renesas Technology Corp RA4M3 Datasheet HTML 48Page - Renesas Technology Corp RA4M3 Datasheet HTML 49Page - Renesas Technology Corp RA4M3 Datasheet HTML 50Page - Renesas Technology Corp RA4M3 Datasheet HTML 51Page - Renesas Technology Corp RA4M3 Datasheet HTML 52Page - Renesas Technology Corp RA4M3 Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 92 page
background image
2.3.9
SPI Timing
Table 2.27
SPI timing
Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit
Test conditions
SPI
RSPCK clock cycle
Master
tSPcyc
2
4096
tPcyc
Figure 2.34
Slave
4
4096
RSPCK clock high
pulse width
Master
tSPCKWH
(tSPcyc – tSPCKr – tSPCKf) /
2 – 3
ns
Slave
0.4
0.6
tSPcyc
RSPCK clock low
pulse width
Master
tSPCKWL
(tSPcyc – tSPCKr – tSPCKf) /
2 – 3
ns
Slave
0.4
0.6
tSPcyc
RSPCK clock rise and
fall time
Master
tSPCKr, tSPCKf
5
ns
Slave
1
µs
Data input setup time
Master
tSU
4
ns
Figure 2.35 to Figure
2.40
Slave
5
Data input hold time
Master
(PCLKA
division ratio
set to 1/2)
tHF
0
ns
Master
(PCLKA
division ratio
set to a value
other than
1/2)
tH
tPcyc
Slave
tH
20
SSL setup time
Master
tLEAD
N × tSPcyc - 10*1
N × tSPcyc +
100*1
ns
Slave
4 × tPcyc
ns
SSL hold time
Master
tLAG
N × tSPcyc - 10*2
N × tSPcyc +
100*2
ns
Slave
4 × tPcyc
ns
Data output delay
Master
tOD1
6.3
ns
tOD2
6.3
Slave
tOD
20
Data output hold time
Master
tOH
0
ns
Slave
0
Successive
transmission delay
Master
tTD
tSPcyc + 2 × tPcyc
8 × tSPcyc + 2
× tPcyc
ns
Slave
4 × tPcyc
MOSI and MISO rise
and fall time
Output
tDr, tDf
5
ns
Input
1
µs
SSL rise and fall time
Output
tSSLr, tSSLf
5
ns
Input
1
µs
Slave access time
tSA
25
ns
Figure 2.39 and
Figure 2.40
Slave output release time
tREL
25
RA4M3 Datasheet
2. Electrical Characteristics
R01DS0368EJ0120 Rev.1.20
Dec 2, 2020
Page 49 of 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com