| 数据搜索系统,热门电子元器件搜索 |
|
MCP48FVB21 数据表(PDF) 23 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP48FVB21 数据表(HTML) 23 Page - Microchip Technology |
|
23 / 84 page ![]() 2015 Microchip Technology Inc. DS20005466A-page 23 MCP48FVBXX Timing Table Notes: 1. This parameter is ensured by design. 2. This parameter ensured by characterization. 3. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device). 4. The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (VOUT) before the register is overwritten with the new value. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |