MCP48FVB21 datasheet(36/84 Pages) MICROCHIP

36 / 84 page

MCP48FVBXX

DS20005466A-page 36

 2015 Microchip Technology Inc.

Control and System Status Register. Each DAC has one

bit to control the gain of the DAC and three Status bits.

GAIN CONTROL AND SYSTEM STATUS REGISTER (ADDRESS 0Ah)

U-0

R/W-0 R/W-0 R/C-1

U-0

Single

—

—(1)

POR

—

Dual

—

POR

—

bit 15

bit 0

Legend:

R = Readable bit

W = Writable bit

C = Clearable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

= Single-channel device

= Dual-channel device

Single

Dual

bit 15-9

bit 15-10 Unimplemented: Read as ‘0’

—

bit 9

G1:

DAC1 Output Driver Gain control bits (Dual-channel device only)

=2x Gain

=1x Gain

bit 8

G0:

DAC0 Output Driver Gain control bits

=2x Gain

=1x Gain

bit 7

POR:

Power-on Reset (Brown-out Reset) Status bit

This bit indicates if a Power-on Reset (POR) or Brown-out Reset (BOR) event has

occurred since the last read command of this register. Reading this register clears the

state of the POR Status bit.

= A POR (BOR) event occurred since the last read of this register. Reading this register clears

this bit.

= A POR (BOR) event has not occurred since the last read of this register.

bit 6-0

Unimplemented:

Read as ‘0’

Note 1:

Unimplemented bit, read as ‘0’.

MCP48FVB21 数据表(PDF) 36 Page - Microchip Technology

MCP48FVB21 数据表(HTML) 36 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载