数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP48FVB21 数据表(PDF) 40 Page - Microchip Technology

部件名 MCP48FVB21
功能描述  8-/10-/12-Bit Single/Dual Voltage Output Volatile Digital-to-Analog Converters with SPI Interface
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP48FVB21 数据表(HTML) 40 Page - Microchip Technology

Back Button MCP48FVB21 Datasheet HTML 36Page - Microchip Technology MCP48FVB21 Datasheet HTML 37Page - Microchip Technology MCP48FVB21 Datasheet HTML 38Page - Microchip Technology MCP48FVB21 Datasheet HTML 39Page - Microchip Technology MCP48FVB21 Datasheet HTML 40Page - Microchip Technology MCP48FVB21 Datasheet HTML 41Page - Microchip Technology MCP48FVB21 Datasheet HTML 42Page - Microchip Technology MCP48FVB21 Datasheet HTML 43Page - Microchip Technology MCP48FVB21 Datasheet HTML 44Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 84 page
background image
MCP48FVBXX
DS20005466A-page 40
 2015 Microchip Technology Inc.
5.3
Output Buffer/VOUT Operation
The Output Driver buffers the wiper voltage (VW) of the
Resistor Ladder.
The DAC output is buffered with a low-power, precision
output amplifier (op amp). This amplifier provides a
rail-to-rail output with low offset voltage and low noise.
The amplifier’s output can drive the resistive and
high-capacitive loads without oscillation. The amplifier
provides a maximum load current which is enough for
most programmable voltage reference applications. Refer
to Section 1.0, “Electrical Characteristics” for the
specifications of the output amplifier.
Figure 5-5 shows the block diagram of the output driver
circuit.
The user can select the output gain of the output
amplifier. The gain options are:
a)
Gain of 1, with either the VDD or VREF pin used
as reference voltage.
b)
Gain of 2.
Power-down logic also controls the output buffer
operation
(see
Section
5.6,
“Power-Down
Operation”
)
for
additional
information
on
Power-Down. In any of the three power-down modes,
the op amp is powered-down and its output becomes a
high impedance to the VOUT pin.
Table 5-1 shows the gain bit operation.
FIGURE 5-5:
Output Driver Block Diagram.
5.3.1
PROGRAMMABLE GAIN
The amplifier’s gain is controlled by the Gain (G)
configuration bit (see Register 4-4) and the VRL
reference selection (see Section 5.2, “Voltage
Reference Selection”
).
The volatile G bit value can be modified by:
• POR events
• BOR events
• SPI write commands
Note:
The load resistance must be kept higher
than 5 k
 for stable and expected analog
output (to meet electrical specifications).
TABLE 5-1:
OUTPUT DRIVER GAIN
Gain Bit
Gain
Comment
0
1—
1
2
Limits VREF pin voltages
relative to device VDD voltage.
+
-
Gain
VOUT
PD1:PD0
VDD
PD1:PD0
VW
Note 1:
Gain options are 1x and 2x.
(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com