数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSPIC33EP64GS708 数据表(PDF) 51 Page - Microchip Technology

部件名 DSPIC33EP64GS708
功能描述  16-Bit Digital Signal Controllers for Digital Power Applications with Interconnected High-Speed PWM, ADC, PGA and Comparators
PDF  484 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

DSPIC33EP64GS708 数据表(HTML) 51 Page - Microchip Technology

Back Button DSPIC33EP64GS708 Datasheet HTML 47Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 48Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 49Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 50Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 51Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 52Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 53Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 54Page - Microchip Technology DSPIC33EP64GS708 Datasheet HTML 55Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 484 page
background image
 2016-2018 Microchip Technology Inc.
DS70005258C-page 51
dsPIC33EPXXXGS70X/80X FAMILY
4.5.1
PAGED MEMORY SCHEME
The dsPIC33EPXXXGS70X/80X family architecture
extends the available Data Space through a paging
scheme, which allows the available Data Space to be
accessed using MOV instructions in a linear fashion for
pre- and post-modified Effective Addresses (EAs).
The upper half of the base Data Space address is
used in conjunction with the Data Space Read Page
(DSRPAG) register to form the Program Space
Visibility (PSV) address.
The Data Space Read Page (DSRPAG) register is
located in the SFR space. Construction of the PSV
address is shown in Figure 4-7. When DSRPAG<9> = 1
and the base address bit, EA<15> = 1, the
DSRPAG<8:0> bits are concatenated onto EA<14:0>
to form the 24-bit PSV read address.
The paged memory scheme provides access to
multiple 32-Kbyte windows in the PSV memory. The
Data Space Read Page (DSRPAG) register, in combi-
nation with the upper half of the Data Space address,
can provide up to 8 Mbytes of PSV address space. The
paged data memory space is shown in Figure 4-8.
The Program Space (PS) can be accessed with a
DSRPAG of 0x200 or greater. Only reads from PS are
supported using the DSRPAG register.
FIGURE 4-7:
PROGRAM SPACE VISIBILITY (PSV) READ ADDRESS GENERATION
1
DSRPAG<8:0>
9 Bits
EA
15 Bits
Select
Byte
24-Bit PSV EA
Select
EA
(DSRPAG = don’t care)
No EDS Access
Select
16-Bit DS EA
Byte
EA<15> = 0
DSRPAG
1
EA<15>
Note: DS read access when DSRPAG = 0x000 will force an address error trap.
= 1
DSRPAG<9>
Generate
PSV Address
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com