| 数据搜索系统,热门电子元器件搜索 |
|
PCF8564A 数据表(PDF) 56 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8564A 数据表(HTML) 56 Page - NXP Semiconductors |
|
56 / 86 page ![]() NXP Semiconductors PCA2131 Nano-power highly accurate RTC with integrated quartz crystal for automotive applications • The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be considered). • A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgment on the I2C-bus is illustrated in Figure 32. mbc602 S START condition 9 8 2 1 clock pulse for acknowledgement not acknowledge acknowledge data output by transmitter data output by receiver SCL from master Figure 32. Acknowledgment on the I2C-bus 7.16.2.5 I2C-bus protocol After a start condition, a valid hardware address has to be sent to a PCA2131 device. The appropriate I2C-bus slave address is 1010 011. The entire I2C-bus slave address byte is shown in Table 87. Slave address 7 0 Bit MSB 6 5 4 3 2 1 LSB 1 0 1 0 0 1 1 R/W Table 87. I2C slave address byte The R/W bit defines the direction of the following single or multiple byte data transfer (read is logic 1, write is logic 0). For the format and the timing of the START condition (S), the STOP condition (P), and the acknowledge (A) refer to the I2C-bus specification [3] and the characteristics table (Table 92). In the write mode, a data transfer is terminated by sending a STOP condition. aaa-041582 S 1 0 1 0 to n (data bytes plus ACK) 0 0 1 1 0 A A A P S slave address write bit register address 00h to 36h acknowledge from PCA2131 acknowledge from PCA2131 acknowledge from PCA2131 STOP START Figure 33. Bus protocol, writing to registers PCA2131 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 1.0 — 26 July 2021 56 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |