数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8564A 数据表(PDF) 10 Page - NXP Semiconductors

部件名 PCF8564A
功能描述  Nano-power highly accurate RTC with integrated quartz crystal for automotive applications
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8564A 数据表(HTML) 10 Page - NXP Semiconductors

Back Button PCF8564A Datasheet HTML 6Page - NXP Semiconductors PCF8564A Datasheet HTML 7Page - NXP Semiconductors PCF8564A Datasheet HTML 8Page - NXP Semiconductors PCF8564A Datasheet HTML 9Page - NXP Semiconductors PCF8564A Datasheet HTML 10Page - NXP Semiconductors PCF8564A Datasheet HTML 11Page - NXP Semiconductors PCF8564A Datasheet HTML 12Page - NXP Semiconductors PCF8564A Datasheet HTML 13Page - NXP Semiconductors PCF8564A Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 86 page
background image
NXP Semiconductors
PCA2131
Nano-power highly accurate RTC with integrated quartz crystal for automotive applications
7.2 Control registers
The first five registers of the PCA2131, with the addresses 00h, 01h, 02h, 03h and 04h,
are used as control registers.
7.2.1 Register Control_1
Bits labeled as T are unused and return 0 when read.
Bit
7
6
5
4
3
2
1
0
Symbol
EXT_
TEST
TC_DIS
STOP
100TH_
S_DIS
POR_
OVRD
12_24
MI
SI
Reset
value
0
0
0
0
1
0
0
0
Table 5. Control_1 - control and status register 1 (address 00h) bit allocation
Bits labeled as T are unused and return 0 when read.
Bit
Symbol
Value
Description
Reference
0
normal mode
7
EXT_TEST
1
external clock test mode
Section 7.14
0
Temperature compensation enabled
6
TC_DIS
1
Temperature compensation disabled
Section 7.3.1
0
RTC source clock runs
5
STOP
1
RTC clock is stopped;
RTC divider chain flip-flops are asynchronously
set logic 0;
CLKOUT output frequencies are still available
Section 7.15
0
100th seconds counter enabled
4
100TH_S_DIS
1
100th seconds counter Disabled, register 06h reset
to 00h.
-
-
0
Power-On Reset Override (PORO) facility disabled;
set logic 0 for normal operation
3
POR_OVRD
1
Power-On Reset Override (PORO) sequence
reception enabled
Section 7.7.2
0
24-hour mode selected
2
12_24
1
12-hour mode selected
Table 34,
Table 50,
Table 71
0
minute interrupt disabled
1
MI
1
minute interrupt enabled
0
second interrupt disabled
0
SI
1
second interrupt enabled
Section 7.13.1
Table 6. Control_1 - control and status register 1 (address 00h) bit description
PCA2131
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 1.0 — 26 July 2021
10 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com