| 数据搜索系统,热门电子元器件搜索 |
|
PCF8564A 数据表(PDF) 83 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8564A 数据表(HTML) 83 Page - NXP Semiconductors |
|
83 / 86 page ![]() NXP Semiconductors PCA2131 Nano-power highly accurate RTC with integrated quartz crystal for automotive applications Tab. 65. Timestp_ctl1/2/3/4 - timestamp control register (address 14h/1Bh/22h/29h) bit description ....................................................... 41 Tab. 66. Sec_timestp1/2/3/4 - second timestamp register (address 15h/1Ch/23h/2Ah) bit allocation ......................................................... 42 Tab. 67. Sec_timestp1/2/3/4 - second timestamp register (address 15h/1Ch/23h/2Ah) bit description ....................................................... 42 Tab. 68. Min_timestp1/2/3/4 - minute timestamp register (address 16h/1Dh/24h/2Bh) bit allocation ......................................................... 42 Tab. 69. Min_timestp1/2/3/4 - minute timestamp register (address 16h/1Dh/24h/2Bh) bit description ....................................................... 42 Tab. 70. Hour_timestp1/2/3/4 - hour timestamp register (address 17h/1Eh/25h/2Ch) bit allocation ......................................................... 42 Tab. 71. Hour_timestp1/2/3/4 - hour timestamp register (address 17h/1Eh/25h/2Ch) bit description ....................................................... 43 Tab. 72. Day_timestp1/2/3/4 - day timestamp register (address 18h/1Fh/26h/2Dh) bit allocation ......................................................... 43 Tab. 73. Day_timestp1/2/3/4 - day timestamp register (address 18h/1Fh/26h/2Dh) bit description ....................................................... 43 Tab. 74. Mon_timestp1/2/3/4 - month timestamp register (address 19h/20h/27h/2Eh) bit allocation ......................................................... 43 Tab. 75. Mon_timestp1/2/3/4 - month timestamp register (address 19h/20h/27h/2Eh) bit description ....................................................... 44 Tab. 76. Year_timestp1/2/3/4 - year timestamp register (address 1Ah/21h/28h/2Fh) bit allocation ......................................................... 44 Tab. 77. Year_timestp1/2/3/4 - year timestamp register (address 1Ah/21h/28h/2Fh) bit description ....................................................... 44 Tab. 78. Battery switch-over and timestamp ................. 44 Tab. 79. Effect of bits MI and SI on pin INTA/B and bit MSF ............................................................46 Tab. 80. INT_A/B_MASK1 - interrupt mask 1 register (address 31h/33h) bit allocation ......... 49 Tab. 81. INT_A/B_MASK1 - interrupt mask 1 register (address 31h/33h) bit description ....... 49 Tab. 82. INT_A/B_MASK2 - interrupt mask 2 register (address 32h/34h) bit allocation ......... 49 Tab. 83. INT_A/B_MASK2 - interrupt mask 2 register (address 32h/34h) bit description ....... 49 Tab. 84. Interface selection input pin IFS ......................52 Tab. 85. Serial interface ................................................ 53 Tab. 86. Command byte definition ................................ 53 Tab. 87. I2C slave address byte ................................... 56 Tab. 88. Limiting values ................................................ 58 Tab. 89. Static characteristics ....................................... 59 Tab. 90. Frequency characteristics ............................... 63 Tab. 91. SPI-bus characteristics ....................................65 Tab. 92. I2C-bus characteristics ....................................66 Tab. 93. Selection of Real-Time Clocks ........................ 76 Tab. 94. Abbreviations ...................................................78 Tab. 95. Revision history ...............................................79 Figures Fig. 1. Block diagram of PCA2131 ...............................3 Fig. 2. Pin configuration for PCA2131 (transparent top view) ............................................................4 Fig. 3. Handling address registers ............................... 5 Fig. 4. Battery switch-over behavior in standard mode with bit BIE set logic 1 (enabled) ........... 19 Fig. 5. Battery switch-over behavior in direct switching mode with bit BIE set logic 1 (enabled) ......................................................... 20 Fig. 6. Battery switch-over circuit, simplified block diagram ............................................................20 Fig. 7. Battery low detection behavior with bit BLIE set logic 1 (enabled) ....................................... 21 Fig. 8. Power failure event due to battery discharge: reset occurs ...................................23 Fig. 9. Dependency between POR and oscillator .......24 Fig. 10. Power-On Reset (POR) system ...................... 24 Fig. 11. Power-On Reset Override (PORO) sequence, valid for both I2C-bus and SPI- bus ...................................................................25 Fig. 12. Software reset command ................................ 26 Fig. 13. Data flow for the time function ........................ 32 Fig. 14. Alarm function block diagram ..........................33 Fig. 15. Alarm flag timing diagram ............................... 36 Fig. 16. WD_CD set logic 1: watchdog activates an interrupt when timed out ................................. 39 Fig. 17. Interrupt block diagram ................................... 45 Fig. 18. INTA/B example for SI and MI when TI_TP is logic 1 ..........................................................46 Fig. 19. INTA/B example for SI and MI when TI_TP is logic 0 ..........................................................47 Fig. 20. Example of shortening the INTA/B pulse by clearing the MSF flag ......................................47 Fig. 21. AF timing diagram ...........................................48 Fig. 22. CPR and STOP bit functional diagram ............51 Fig. 23. STOP release timing .......................................51 Fig. 24. Interface selection ........................................... 52 Fig. 25. SDI, SDO configurations ................................. 52 Fig. 26. Data transfer overview .................................... 53 Fig. 27. SPI-bus write example .................................... 54 Fig. 28. SPI-bus read example .....................................54 Fig. 29. Bit transfer .......................................................55 Fig. 30. Definition of START and STOP conditions ...... 55 Fig. 31. System configuration .......................................55 Fig. 32. Acknowledgment on the I2C-bus .................... 56 Fig. 33. Bus protocol, writing to registers ..................... 56 PCA2131 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 1.0 — 26 July 2021 83 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |