 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1110BCPZ-R7 数据表(PDF) 50 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110BCPZ-R7 数据表(HTML) 50 Page - Analog Devices |
|
|
50 / 104 page  Data Sheet ADIN1110 REGISTERS analog.com Rev. 0 | 50 of 104 Table 44. Bit Descriptions for IMASK0 Bits Bit Name Description Reset Access 4 LOFEM Loss of Frame Error Mask. Setting this bit to 1 prevents the loss of the frame error (LOFE) status bit in STATUS0 from asserting the footer EXST bit. 0x1 R/W 3 RXBOEM Receive Buffer Overflow Error Mask. Setting this bit to 1 prevents the receive buffer overflow error (RXBOE) status bit in STATUS0 from asserting the footer EXST bit. 0x1 R/W 2 TXBUEM Transmit Buffer Underflow Error Mask. Setting this bit to 1 prevents the transmit buffer underflow error (TXBUE) status bit in STATUS0 from asserting the footer EXST bit. 0x1 R/W 1 TXBOEM Transmit Buffer Overflow Error Mask. Setting this bit to 1 prevents the transmit buffer overflow error (TXBOE) status bit in STATUS0 from asserting the footer EXST bit. 0x1 R/W 0 TXPEM Transmit Protocol Error Mask. Setting this bit to 1 prevents the transmit protocol error (TXPE) status bit in STATUS0 from asserting IRQn. 0x1 R/W Mask Bits for Driving the Interrupt Pin Register Address: 0x0D, Reset: 0x43FA1F1A, Name: IMASK1 Table 45. Bit Descriptions for IMASK1 Bits Bit Name Description Reset Access [31:13] RESERVED Reserved. 0x21FD0 R 12 TX_ECC_ERR_MASK Mask Bit for TXF_ECC_ERR. 0x1 R/W 11 RX_ECC_ERR_MASK Mask Bit for RXF_ECC_ERR. 0x1 R/W 10 SPI_ERR_MASK Mask Bit for SPI_ERR. This field is only used with the generic SPI protocol. 0x1 R/W 9 RESERVED Reserved. 0x1 R/W 8 P1_RX_IFG_ERR_MASK Mask Bit for RX_IFG_ERR. 0x1 R/W [7:5] RESERVED Reserved. 0x0 R 4 P1_RX_RDY_MASK Mask Bit for P1_RX_RDY. This field is only used with the generic SPI protocol. 0x1 R/W 3 TX_RDY_MASK Mask Bit for TX_FRM_DONE. This field is only used with the generic SPI protocol. 0x1 R/W 2 RESERVED Reserved. 0x0 R 1 LINK_CHANGE_MASK Mask Bit for LINK_CHANGE. 0x1 R/W 0 RESERVED Reserved. 0x0 R Transmit Time Stamp Capture Register A (High) Address: 0x10, Reset: 0x00000000, Name: TTSCAH This field contains the upper 32 bits of the captured time stamp for when the requested frame was transmitted. Table 46. Bit Descriptions for TTSCAH Bits Bit Name Description Reset Access [31:0] TTSCH_A Transmit Time Stamp A. Bits[63:32]. 0x0 R Transmit Time Stamp Capture Register A (Low) Address: 0x11, Reset: 0x00000000, Name: TTSCAL This field contains the lower 32 bits of the captured time stamp for when the requested frame was transmitted. Table 47. Bit Descriptions for TTSCAL Bits Bit Name Description Reset Access [31:0] TTSCL_A Transmit Time Stamp A. Bits[31:0]. 0x0 R |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
