 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1110BCPZ-R7 数据表(PDF) 96 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110BCPZ-R7 数据表(HTML) 96 Page - Analog Devices |
|
|
96 / 104 page  Data Sheet ADIN1110 REGISTERS analog.com Rev. 0 | 96 of 104 Table 190. Bit Descriptions for PHY_SUBSYS_IRQ_STATUS Bits Bit Name Description Reset Access 13 MAC_IF_EBUF_ERR_IRQ_LH MAC Interface Buffers Overflow/Underflow Interrupt. 0x0 R LH 12 RESERVED Reserved. 0x0 R LH 11 AN_STAT_CHNG_IRQ_LH Autonegotiation Status Change Interrupt. 0x0 R LH [10:2] RESERVED Reserved. 0x0 R LH 1 LINK_STAT_CHNG_LH Link Status Change. 0x0 R LH 0 RESERVED Reserved. 0x0 R LH PHY Subsystem Interrupt Mask Register Device Address: 0x1F; Register Address: 0x0021, Reset: 0x2402, Name: PHY_SUBSYS_IRQ_MASK Controls whether or not the interrupt signal is asserted in response to various events. Table 191. Bit Descriptions for PHY_SUBSYS_IRQ_MASK Bits Bit Name Description Reset Access 15 RESERVED Reserved. 0x0 R/W SC 14 MAC_IF_FC_FG_IRQ_EN Enable MAC Interface Frame Checker/Generator Interrupt. 0x0 R/W 13 MAC_IF_EBUF_ERR_IRQ_EN Enable MAC Interface Buffers Overflow/Underflow Interrupt. 0x1 R/W 12 RESERVED Reserved. 0x0 R/W 11 AN_STAT_CHNG_IRQ_EN Enable Autonegotiation Status Change Interrupt. 0x0 R/W [10:2] RESERVED Reserved. 0x100 R/W 1 LINK_STAT_CHNG_IRQ_EN Enable Link Status Change Interrupt. 0x1 R/W 0 RESERVED Reserved. 0x0 R/W Frame Checker Enable Register Device Address: 0x1F; Register Address: 0x8001, Reset: 0x0001, Name: FC_EN This register is used to enable the frame checker. The frame checker analyzes the received frames from either the MAC interface or the PHY (see the FC_TX_SEL register) to report the number of frames received, CRC errors, and various other frame errors. The frame checker frame and error counter registers count these events. Table 192. Bit Descriptions for FC_EN Bits Bit Name Description Reset Access [15:1] RESERVED Reserved. 0x0 R 0 FC_EN Frame Checker Enable. Set to 1 to enable the frame checker. 0x1 R/W Frame Checker Interrupt Enable Register Device Address: 0x1F; Register Address: 0x8004, Reset: 0x0001, Name: FC_IRQ_EN This register is used to enable the frame checker interrupt. An interrupt is generated when a receive error occurs. Enable the frame checker/generator interrupt in the PHY_SUBSYS_IRQ_MASK register. Set the MAC_IF_FC_FG_IRQ_EN bit. The status can be read via the MAC_IF_FC_FG_IRQ_LH bit in the PHY_SUBSYS_IRQ_STATUS register. Table 193. Bit Descriptions for FC_IRQ_EN Bits Bit Name Description Reset Access [15:1] RESERVED Reserved. 0x0 R 0 FC_IRQ_EN Frame Checker Interrupt Enable. When set, this bit enables the frame checker interrupt. 0x1 R/W |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
