SH7041A datasheet(148/923 Pages) RENESAS

部件名	SH7041A

功能描述	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

148 / 923 page

110

• Bit 8—NMI Edge Select (NMIE)

Bit 8: NMIE

Description

Interrupt request is detected on falling edge of NMI input (initial value)

Interrupt request is detected on rising edge of NMI input

• Bits 7–0—IRQ0–IRQ7 Sense Select (IRQ0S–IRQ7S): These bits set the IRQ0–IRQ7 interrupt

request detection mode.

Bits 7-0: IRQ0S–IRQ7S

Description

Interrupt request is detected on low level of IRQ input (initial value)

Interrupt request is detected on falling edge of IRQ input

6.3.3

IRQ Status Register (ISR)

The ISR is a 16-bit register that indicates the interrupt request status of the external interrupt input

pins

IRQ0–IRQ7. When IRQ interrupts are set to edge detection, held interrupt requests can be

withdrawn by writing a 0 to IRQnF after reading an IRQnF = 1.

A power-on reset initializes ISR but the standby mode does not.

Bit:

——

———

—

Initial value:

R/W:

Bit:

IRQ0F

IRQ1F

IRQ2F

IRQ3F

IRQ4F

IRQ5F

IRQ6F

IRQ7F

Initial value:

R/W:

R/W

• Bits 15–8—Reserved: These bits always read as 0. The write value should always be 0.

SH7041A 数据表(PDF) 148 Page - Renesas Technology Corp

SH7041A 数据表(HTML) 148 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载