| 数据搜索系统,热门电子元器件搜索 |
|
SH7041A 数据表(PDF) 178 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7041A 数据表(HTML) 178 Page - Renesas Technology Corp |
|
178 / 923 page ![]() 140 Bit: 15 14 8 DTCRAH Initial value: *** ** *** R/W: — — — — — — — — Bit: 7 6 0 DTCRAL Initial value: ** ** *** * R/W: — — — — — — — — Note: * Initial value is undefined. 8.2.6 DTC Transfer Count Register B (DTCRB) The DTCRB is a 16-bit register that designates the block length in block transfer mode. The contents of this register is located in memory. The block length is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000. Bit: 15 14 13 12 11 10 9 8 Initial value: *** ** *** R/W: — — — — — — — — Bit: 7 6 5 4 3 2 1 0 Initial value: ** ** *** * R/W: — — — — — — — — Note: * Initial value is undefined. 8.2.7 DTC Enable Registers (DTER) The DTER (DTEA–DTEE) are five 8-bit readable/writable registers with bits allocated to each interrupt source that activates the DTC. They set disable/enable for DTC activation for each interrupt source. When a bit is 1, DTC activation by the corresponding interrupt source is enabled. Interrupt sources for each of the DTEA–DTEE registers are indicated in table 8.2. The DTER are initialized to H'00 by a power-on reset or in standby mode. Manual reset does not initialize DTER. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |