数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F104FCAFP 数据表(PDF) 149 Page - Renesas Technology Corp

部件名 R5F104FCAFP
功能描述  True low-power platform (66 μA/MHz, and 0.57 μA for operation with only RTC and LVD) for the general-purpose applications, with 1.6-V to 5.5-V operation, 16- to 512-Kbyte code flash memory, and 41 DMIPS at 32 MHz
PDF  207 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F104FCAFP 数据表(HTML) 149 Page - Renesas Technology Corp

Back Button R5F104FCAFP Datasheet HTML 145Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 146Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 147Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 148Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 149Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 150Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 151Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 152Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 153Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 207 page
background image
RL78/G13
3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = –40 to +105°C)
R01DS0131EJ0350 Rev.3.50
149 of 200
Jun 30, 2020
Notes 5.
The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum
transfer rate.
Expression for calculating the transfer rate when 2.4 V
≤ EVDD0 < 3.3 V and 1.6 V ≤ Vb ≤ 2.0 V
Maximum transfer rate =
1
[bps]
{–Cb × Rb × ln (1 –
1.5
Vb
)} × 3
1
Transfer rate × 2
– {–Cb × Rb × ln (1 –
1.5
Vb
)}
Baud rate error (theoretical value) =
× 100 [%]
(
1
Transfer rate
) × Number of transferred bits
* This value is the theoretical value of the relative difference between the transmission and reception sides.
6.
This value as an example is calculated when the conditions described in the “Conditions” column are met.
Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
Caution
Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to
52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port
input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC
characteristics with TTL input buffer selected.
UART mode connection diagram (during communication at different potential)
RL78 microcontroller
TxDq
RxDq
Rx
Tx
User device
Vb
Rb



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com