| 数据搜索系统,热门电子元器件搜索 |
|
P9222-R 数据表(PDF) 44 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
P9222-R 数据表(HTML) 44 Page - Renesas Technology Corp |
|
44 / 58 page ![]() P9222-R/RN Datasheet © 2019-2022 Renesas Electronics Corporation 44 May 5, 2022 Table 15. Interrupt Enable Registers, INT_Enable_L (0x38), INT_Enable_H (0x39) Address and Bit Register Field Name R/W Default Value Function and Description 0x38 [6] VRECTON_EN R/W 0x1 AC power applied and stable interrupt enable. 0x38 [5] TX Data Received R/W 0x0 0 = Disable the interrupt. 1 = AP writes 1 to enable the interrupt from Interrupt Registers’ corresponding bit. 0x38 [4] Over voltage R/W 0x1 0 = Disable the interrupt. 1 = AP writes 1 to enable the interrupt from Interrupt Registers’ corresponding bit. 0x38 [3] Over current R/W 0x1 0 = Disable the interrupt. 1 = AP writes 1 to enable the interrupt from Interrupt Registers’ corresponding bit. 0x38 [2] Over temperature R/W 0x1 0 = Disable the interrupt. 1 = AP writes 1 to enable the interrupt from Interrupt Registers’ corresponding bit. 0x38 [1] Reserved R 0x0 Reserved 0x38 [0] Mode Changed R/W 0x0 0 = Disable the interrupt. 1 = AP writes 1 to enable the interrupt from Interrupt Registers’ corresponding bit. 0x39 [7:0] Reserved R 0x00 Reserved Table 16. Interrupt Clear Registers, INT_Clear_L (0x3A), INT_Clear_H (0x3B) Address and Bit Register Field Name R/W Default Value Function and Description 0x3A [6] VRECTON_CLR R/W 0x0 AC power applied and stable interrupt clear. 0x3A [5] TX Data Received R/W 0x0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x3A [4] Over voltage R/W 0x0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x3A [3] Over current R/W 0x0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x3A [2] Over temperature R/W 0x0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x3A [1] Reserved R 0x0 Reserved. 0x3A [0] Stat_Mode_Changed R/W 0x0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x3B [7:0] Reserved R 0x00 Reserved Clearing all interrupts: Clear all the interrupts that were generated using the INT_Clear_L (0x3A) and COM (0x4E) registers: 1. Write 0xFF to the INT_Clear_L (0x3A) register. 2. Write 0x20 to the COM (0x4E) register (set bit 5) to instruct the processor to clear the interrupt. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |