P9222-R datasheet(8/58 Pages) RENESAS

8 / 58 page

P9222-R/RN Datasheet

May 5, 2022

1.2 Pin Descriptions

Table 1.

Pin Descriptions

Pin Number

Name

Type

Description

CM1

Output

High-voltage, open-drain output from the modulation FETs. Connect a 47nF capacitor from AC1

to CM1.

OD2

Input/Output

Open-drain GPIO. This pin is connected to the internal ADC and can measure voltages smaller

than 1.2V. This pin can be left floating if not used.

OD0/SCL

Input/Output

Open-drain GPIO. This pin supports an input of up to 5V, and is used for the I2C SCL

connection. Connect this pin via a pull-up resistor to the system I/O supply. This pin can be left

floating if not used.

OD1/SDA

Input/Output

Open-drain GPIO. This pin supports an input of up to 5V, and is used for the I2C SDA

connection. Connect this pin via a pull-up resistor to the system I/O supply. This pin can be left

floating if not used.

CM2

Output

High-voltage, open-drain output from the modulation FETs. Connect a 47nF capacitor from AC2

to CM2.

CMA

Output

High-voltage, open-drain output from the modulation FETs. By default, CMA capacitor is not

used for communication. This pin can be left floating if not used.

GP1/ADC

Input/Output

GPIO1. Pin is connected to internal ADC and can measure system voltage smaller than 1.8V.

During startup this pin is set as a high-impedance. This pin can be left floating if not used.

B3, H1-H5

PGND

GND

Power and logic ground.

/INT

Output

Interrupt output pin. Connect this pin to the application processor (AP) I/O voltage rail using an

external pull-up resistor. The P9222-R/RN drives this pin LOW to notify the AP host of status

changes.

CMB

Output

High-voltage, open-drain modulation FETs. By default, CMB capacitor is not used for

communication. This pin can be left floating if not used.

LDO5P0

Output

Internal 5V LDO for chip power only. Connect a 1µF and 0.1µF capacitor to ground.

GP2

Input

GPIO2. If this pin is pulled high to the internal 1.8V LDO (LDO1P8) using a 10K resistor, the

P9222-R/RN becomes an I2C master during startup to load 100 bytes of user configuration from

external EEPROM. If this pin is pulled to ground, the P9222-R/RN loads the default configuration

from the internal OTP.

GP0/

Thermistor

Input/Output

GPIO0. This pin can be used to measure coil temperature. The P9222-R/RN interrupts the

processor when the coil voltage goes below 0.6V. During the startup this pin is set as a high-

impedance. Pull this pin to 1.8V with a resistor if not used.

/EN

Input

Active-LOW enable pin. To enable the P9222-R/RN, pull this pin to GND. To disable the P9222-

R/RN, pull this pin High.

LDO1P8

Output

Internal 1.8V LDO output for logic power. Connect a 1µF and 0.1µF capacitor to ground.

D1-D5

VOUT

Output

Main LDO output pin. Connect at least a 1×10µF capacitor from this pin to ground. It is not

recommended to directly connect the USB charging port or other voltage sources to these pins.

Back-to-back isolation FETs are recommended.

E1-E5

VRECT

Input/Output

Filter capacitor for the internal rectifier. Capacitance requirements: Connect 2×10µF and

1×0.1µF capacitors in parallel from this pin to ground.

BST1

Output

Bootstrap capacitor for driving the high side NFETs of the internal rectifier. Connect a 15nF

capacitor from AC1 to BST1.

P9222-R 数据表(PDF) 8 Page - Renesas Technology Corp

P9222-R 数据表(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载

链接网址

P9222-R 数据表(PDF) 8 Page - Renesas Technology Corp

P9222-R 数据表(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表 下载

链接网址

数据表下载