AT89C51CC02CA-RATUM datasheet(79/156 Pages) ATMEL

79 / 156 page

AT/T89C51CC02

4126J–CAN–05/06

Figure 37. CAN Controller Memory Organization

Ch.3 - ID Tag - 1

Ch.3 - ID Tag - 2

Ch.3 - ID Tag - 4

Ch.3 - ID Tag - 3

Ch.3 - ID Mask - 1

Ch.3 - ID Mask - 2

Ch.3 - ID Mask - 4

Ch.3 - ID Mask - 3

Ch.3 - Message Data - byte 0

General Control

General Status

bit Timing - 1

bit Timing - 2

bit Timing - 3

Enable Interrupt

Enable Interrupt message object

Page message object

message object Status

message object Control & DLC

Message Data

ID Tag - 1

ID Tag - 2

ID Tag - 4

ID Tag - 3

ID Mask - 1

ID Mask - 2

ID Mask - 4

ID Mask - 3

message object 0 - Status

message object 0 - Control & DLC

Ch.0 - ID Tag - 1

Ch.0 - ID Tag - 2

Ch.0 - ID Tag - 4

Ch.0 - ID Tag - 3

Ch.0 - Message Data - byte 0

message object 3 - Status

message object 3 - Control & DLC

Status Interrupt message object

(message object number)

(Data offset)

SFRs

On-chip CAN Controller Registers

4 Message Objects

8 Bytes

TimStmp High

TimStmp Low

Ch.0 - ID Mask- 1

Ch.0 - ID Mask- 2

Ch.0 - ID Mask - 4

Ch.0 - ID Mask- 3

CANTimer High

CANTimer Low

TimTTC High

TimTTC Low

TEC counter

REC counter

Timer Control

Enable message object

message object Window SFRs

Ch.0 TimStmp High

Ch.0 TimStmp Low

Ch.3 TimStmp High

Ch.3 TimStmp Low

General Interrupt

AT89C51CC02CA-RATUM 数据表(PDF) 79 Page - ATMEL Corporation

AT89C51CC02CA-RATUM 数据表(HTML) 79 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载