| 数据搜索系统,热门电子元器件搜索 |
|
AT89C51CC02CA-RATUM 数据表(PDF) 30 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51CC02CA-RATUM 数据表(HTML) 30 Page - ATMEL Corporation |
|
30 / 156 page ![]() 30 AT/T89C51CC02 4126J–CAN–05/06 Table 19. AUXR1 Register AUXR1 (S:A2h) Auxiliary Control Register 1 Reset Value = XXXX 00X0b Note: 1. ENBOOT is initialized with the invert BLJB at reset. See In-System Programming section. 76 54 32 1 0 - - ENBOOT - GF3 0 - DPS Bit Number Bit Mnemonic Description 7 - 6 - Reserved The value read from these bits is indeterminate. Do not set these bits. 5ENBOOT (1) Enable Boot Flash Set this bit to map the boot Flash between F800h -FFFFh Clear this bit to disable boot Flash. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3GF3 General Purpose Flag 3 20 Always Zero This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3 flag. 1- Reserved for Data Pointer Extension 0DPS Data Pointer Select bit Set to select second dual data pointer: DPTR1. Clear to select first dual data pointer: DPTR0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |