数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1110CCPZ-R7 数据表(PDF) 85 Page - Analog Devices

部件名 ADIN1110CCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1110CCPZ-R7 数据表(HTML) 85 Page - Analog Devices

Back Button ADIN1110CCPZ-R7 Datasheet HTML 81Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 82Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 83Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 84Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 85Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 86Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 87Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 88Page - Analog Devices ADIN1110CCPZ-R7 Datasheet HTML 89Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 107 page
background image
Data Sheet
ADIN1110
REGISTERS
analog.com
Rev. B | 85 of 107
BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[31:16]
Device Address: 0x07; Register Address: 0x0206, Reset: 0x0000, Name: AN_LP_ADV_ABILITY_M
This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[31:16], specified in Clause 45.2.7.22 of
Standard 802.3. Note that the value of this register is latched when the AN_LP_ADV_ABILITY_L register is read. Reading this register returns
the latched value rather than the current value.
Table 155. Bit Descriptions for AN_LP_ADV_ABILITY_M
Bits
Bit Name
Description
Reset
Access
15
RESERVED
Reserved.
0x0
R
14
AN_LP_ADV_B10L
Link Partner 10BASE-T1L Ability. This bit indicates if the link partner has 10BASE-T1L ability.
0x0
R
[13:8]
RESERVED
Reserved.
0x0
R
7
AN_LP_ADV_B1000
Link Partner 1000BASE-T1 Ability. This bit indicates if the link partner has 1000BASE-T1
ability.
0x0
R
6
AN_LP_ADV_B10S_FD
Link Partner 10BASE-T1S Full Duplex Ability. This bit indicates if the link partner has 10BASE-
T1S ability.
0x0
R
5
AN_LP_ADV_B100
Link Partner 100BASE-T1 Ability. This bit indicates if the link partner has 100BASE-T1 ability.
0x0
R
4
AN_LP_ADV_MST
Link Partner Master/Slave Configuration. This bit reports the master/slave configuration of the
link partner, as follows: 0: slave, 1: master. See also the AN_LP_ADV_FORCE_MS bit, which
determines whether this bit expresses a preference or a forced value. See IEEE Standard
802.3 Subclause 98.2.1.2.3 (master/slave configuration is Bit 4 of the transmitted nonce field).
0x0
R
[3:0]
RESERVED
Reserved.
0x0
R
BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[47:32]
Device Address: 0x07; Register Address: 0x0207, Reset: 0x0000, Name: AN_LP_ADV_ABILITY_H
This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[47:32], specified in Clause 45.2.7.22 of
Standard 802.3. Note that the value of this register is latched when the AN_LP_ADV_ABILITY_L register is read. Reading this register returns
the latched value rather than the current value.
Table 156. Bit Descriptions for AN_LP_ADV_ABILITY_H
Bits
Bit Name
Description
Reset
Access
15
RESERVED
Reserved.
0x0
R
14
AN_LP_ADV_B10L_EEE
Link Partner 10BASE-T1L EEE Ability. This bit reports if the link partner is
capable of using 10BASE-T1L energy efficient Ethernet.
0x0
R
13
AN_LP_ADV_B10L_TX_LVL_HI_ABL
Link Partner 10BASE-T1L High Level Transmit Operating Mode Ability.
This bit reports whether the link partner is capable of transmitting
in the high level (2.4 V p-p) transmit operating mode. This bit
is used with AN_LP_ADV_B10L_TX_LVL_HI_REQ to configure the
10BASE-T1L transmission level (2.4 V p-p or 1.0 V p-p); see the
AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.
0x0
R
12
AN_LP_ADV_B10L_TX_LVL_HI_REQ
Link Partner 10BASE-T1L High Level Transmit Operating Mode Request.
This bit reports whether the link partner is requesting that the
high level (2.4 V p-p) transmit operating mode be used. See the
AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.
0x0
R
11
AN_LP_ADV_B10S_HD
Link Partner 10BASE-T1S Half-Duplex Ability. This bit reports if the link
partner is capable of using 10BASE-T1S half duplex.
0x0
R
[10:0]
RESERVED
Reserved.
0x0
R
BASE-T1 Autonegotiation Next Page Transmit Register, Bits[15:0]
Device Address: 0x07; Register Address: 0x0208, Reset: 0x2001, Name: AN_NEXT_PAGE_L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com