ADIN1110CCPZ-R7 datasheet(95/107 Pages) AD

95 / 107 page

Data Sheet

ADIN1110

REGISTERS

analog.com

Rev. B | 95 of 107

Table 186. Bit Descriptions for LED1_BLINK_TIME_CNTRL

Bits

Bit Name

Description

Reset

Access

[15:8]

LED1_ON_N4MS

LED_1 On Blink Time. LED_1 on blink time is calculated by 4 ms × LED1_ON_N4MS bit field.

Recommended value is greater than 3.

0x36

R/W

[7:0]

LED1_OFF_N4MS

LED_1 Off Blink Time. LED_1 off blink time is calculated by 4 ms × LED1_OFF_N4MS bit field.

Recommended value is greater than 3.

0x36

R/W

LED Control Register

Device Address: 0x1E; Register Address: 0x8C82, Reset: 0x8480, Name: LED_CNTRL

LED control register.

Table 187. Bit Descriptions for LED_CNTRL

Bits

Bit Name

Description

Reset

Access

LED1_EN

LED 1 Enable. A disabled LED is off. An enabled LED can be on or blinking depending on

LED1_FUNCTION selection and activity.

0x1

R/W

LED1_LINK_ST_QUALIFY

Qualify Certain LED 1 Options with Link Status.

0x0

R/W

0: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave not qualified by link_status.

1: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave are qualified by link_status.

LED1_MODE

LED 1 Mode Selection.

0x0

R/W

0: LED Mode 1. If there is activity, blink at the rate defined by MMR LED1_BLINK_TIME_CNTRL.

1: LED Mode 2. The LED blink frequency is set depending on the level of activity. The activity level is graded

in steps of 10%, and the frequency of the LED adjusts accordingly. A higher activity level means a longer off

duration and shorter on duration. The activity level is reevaluated after a window period that varies between

640 ms and 1.5 sec.

[12:8]

LED1_FUNCTION

LED_1 Pin Function. Determines the source activity for the LED_1 pin. The CLK25_REF, TX_TCLK, and

CLK_120MHZ options are clock out features with the LED controller bypassed. The waveform transmitted

off chip is dependent on the selected clock source frequency.

0x4

R/W

The following LED1_FUNCTION settings are not qualified with link_status: LED1_FUNCTION =

on, off, blink, INCOMPATIBLE_LINK_CFG, AN_LINK_GOOD, AN_COMPLETE, LOC_RCVR_STATUS,

REM_RCVR_STATUS, CLK25_REF, TX_TCLK, and CLK_120MHz.

The TX_LEVEL_2P4, TX_LEVEL_1P0, master, and slave options are optionally qualified by link_status and

this is controlled via the LED1_LINK_ST_QUALIFY MMR.

The TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave, MSTR_SLV_FAULT, AN_LINK_GOOD,

AN_COMPLETE, and TS_TIMER options are considered status indicators and the LED controller is not

used. If the programmed signal is high, the LED is static on and if the programmed signal is low, the LED is

static off.

0: LINKUP_TXRX_ACTIVITY.

1: LINKUP_TX_ACTIVITY.

2: LINKUP_RX_ACTIVITY.

3: LINKUP_ONLY.

4: TXRX_ACTIVITY.

5: TX_ACTIVITY.

6: RX_ACTIVITY.

7: LINKUP_RX_ER.

8: LINKUP_RX_TX_ER.

9: RX_ER.

10: RX_TX_ER.

11: TX_SOP.

12: RX_SOP.

13: on.

14: off.

ADIN1110CCPZ-R7 数据表(PDF) 95 Page - Analog Devices

ADIN1110CCPZ-R7 数据表(HTML) 95 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载