| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE49M 数据表(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49M 数据表(HTML) 86 Page - STMicroelectronics |
|
86 / 188 page ![]() On-chip peripherals ST7LITE49M 86/188 When a break function is activated (BA bit =1 and BREN1/BREN2 =1): ● The break pattern (PWM[3:0] bits in the BREAKCR) is forced directly on the PWMx output pins if respective OEx is set. (after the inverter). ● The 12-bit PWM counter CNTR1 is put to its reset value, i.e. 00h (if BREN1 = 1). ● The 12-bit PWM counter CNTR2 is put to its reset value,i.e. 00h (if BREN2 = 1). ● ATR1, ATR2, Preload and Active DCRx are put to their reset values. ● Counters stop counting. When the break function is deactivated after applying the break (BA bit goes from 1 to 0 by software), Timer takes the control of PWM ports. Figure 43. Block diagram of break function Output compare mode To use this function, load a 12-bit value in the Preload DCRxH and DCRxL registers. When the 12-bit upcounter CNTR1 reaches the value stored in the Active DCRxH and DCRxL registers, the CMPFx bit in the PWMxCSR register is set and an interrupt request is generated if the CMPIE bit is set. In Single Timer mode the output compare function is performed only on CNTR1. The difference between both the modes is that, in Single Timer mode, CNTR1 can be compared with any of the four DCR registers, and in Dual Timer mode, CNTR1 is compared with DCR0 or DCR1 and CNTR2 is compared with DCR2 or DCR3. Note: 1 The output compare function is only available for DCRx values other than 0 (reset value). 2 Duty cycle registers are buffered internally. The CPU writes in Preload Duty Cycle registers and these values are transferred in Active Duty Cycle registers after an overflow event if the corresponding transfer bit (TRANx bit) is set. Output compare is done by comparing these active DCRx values with the counters. PWM0 PWM1 PWM2 PWM3 PWM0 PWM1 PWM2 PWM3 BREAKCR register BREAK pin (Inverters) PWM0 PWM1 PWM2 PWM3 BPEN BA Level Selection BRSEL BREDGE BREAKCR register ENCNTR2 bit BREN1 BREN2 BREAKEN register PWM0/1 Break Enable PWM2/3 Break Enable OEx |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |