ST7LITE49M datasheet(95/188 Pages) STMICROELECTRONICS

95 / 188 page

ST7LITE49M

On-chip peripherals

95/188

11.2.6

Timer Control Status register (ATCSR)

Reset value: 0x00 0000 (x0h)

Bit 7 = Reserved

Bit 6 = ICF Input Capture flag

This Bit is set by hardware and cleared by software by reading the ATICR register (a

read access to ATICRH or ATICRL clears this flag). Writing to this bit does not change

the bit value.

0: No Input Capture

1: An Input Capture Has Occurred

Bit 5 = ICIE IC Interrupt Enable bit

This bit is set and cleared by software.

0: Input Capture Interrupt Disabled

1: Input Capture Interrupt Enabled

Bits 4:3 = CK[1:0] Counter Clock Selection bits

These bits are set and cleared by software and cleared by hardware after a reset. they

select the clock frequency of the counter.

Bit 2 = OVF1 Overflow flag

This bit is set by hardware and cleared by software by reading the ATCSR register. It

indicates the transition of the Counter1 CNTR1 from FFFh to ATR1 value.

0: No Counter Overflow Occurred

1: Counter Overflow Occurred

Bit 1 = OVFIE1 Overflow Interrupt Enable bit

This bit is read/write by software and cleared by hardware after a reset.

0: Overflow Interrupt Disabled.

1: Overflow Interrupt Enabled.

ICF

ICIE

CK1

CK0

OVF1

OVFIE1

CMPIE

Read / Write

Table 36.

Counter clock selection

CK1

CK0

OFF

selection forbidden

fLTIMER (1 ms timebase @ 8 MHz)

fCPU

ST7LITE49M 数据表(PDF) 95 Page - STMicroelectronics

ST7LITE49M 数据表(HTML) 95 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载