ST7LITE49M datasheet(126/188 Pages) STMICROELECTRONICS

126 / 188 page

On-chip peripherals

ST7LITE49M

126/188

I2C Own Address register (OAR1)

Reset value: 0000 0000 (00h)

●

In 7-bit addressing mode

Bit 7:1 = ADD[7:1] Interface address. These bits define the I2C bus address of the

interface. They are not cleared when the interface is disabled (PE=0).

Bit 0 = ADD0 Address direction bit.

This bit is don’t care, the interface acknowledges either 0 or 1. It is not cleared when

the interface is disabled (PE=0).

Note:

Address 01h is always ignored.

●

In 10-bit addressing mode

Bit 7:0 = ADD[7:0] Interface address. These are the least significant bits of the I2C bus

address of the interface. They are not cleared when the interface is disabled (PE=0).

I2C Own Address register (OAR2)

Reset value: 0100 0000 (40h)

Bit 7:6 = FR[1:0] Frequency bits

These bits are set by software only when the interface is disabled (PE=0). To configure

the interface to I2C specified delays select the value corresponding to the

microcontroller frequency fCPU.

Bit 5:3 = Reserved

Bit 2:1 = ADD[9:8] Interface address

These are the most significant bits of the I2C bus address of the interface (10-bit mode

only). They are not cleared when the interface is disabled (PE=0).

Bit 0 = Reserved.

ADD7

ADD6

ADD5

ADD4

ADD3

ADD2

ADD1

ADD0

Read / Write

FR1

FR0

ADD9

ADD8

Read / Write

Table 51.

Configuration of I2C delay times

fCPU

FR1

FR0

< 6 MHz

6 to 8 MHz

ST7LITE49M 数据表(PDF) 126 Page - STMicroelectronics

ST7LITE49M 数据表(HTML) 126 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载