TMP93CS41 datasheet(34/248 Pages) TOSHIBA

34 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-32

Table 3.3.8 Pin States in STOP Mode

TMP93CS40

TMP93CS41

Pin name

I/O

<DRVE>

= 0 <DRVE> = 1 <DRVE> = 0 <DRVE> = 1

P00 to P07

Input mode

Output mode

AD8 to AD15

▲

−

▲

Output

−

P10 to P17

Input mode

Output mode

AD0 to AD7

▲

−

▲

Output

−

P20 to P27

Input mode

Output mode, A0 to A7/A16 to A23

▲

Output

▲

Output

P30 ( RD ), P31 ( WR )

Output

−

Output

−

“H”

P32 to P37

Input mode

Output mode

PU*

Input

Output

P40, P41

Input mode

Output mode

PU*

Input

Output

P42 (CS2/CAS2)

Input mode

Output mode

PD*

Input

Output

Input mode

▲

Input mode

Output mode

PU*

Input

Output

Input mode

Output mode

PU*

Input

Output

P80 to P86

Input mode

Output mode

PU*

Input

Output

P87 (INT0)

Input mode

Output mode

Input mode (INT0)

Input

Output

Input

P90 to P95

Input mode

Output mode

PU*

Input

Output

PA0 to PA6

Input mode

Output mode

−

Input

Output

PA7

Input mode

Output mode, SCOUT

−

Input

Output

NMI

Input

WDOUT

Output

ALE

Output (<ALEEN>

= 1)

“L”

CLK

Output (<CLKEN>

= 1)

−

“H”

RESET

Input

AM8/ AM16

Input

−

Output

“H”

P96

Input mode

Output mode

XT1

−

Input

Output*

−

P97

Input mode

Output mode

XT2

−

Input

Output*

−

The same as for

TMP93CS40

(Align)

−:

Input is not accepted; output is at high impedance.

Input:

Input gate in operation. Fix input voltage to “L” or “H” so that the input state pin stays constant.

Output:

Output state.

Output*: Open-drain output state. Input gate in operation. Set output to “L” or attach pull up on pin so that the input gate stays

constant.

PU:

Programmable pull-up pin. When a pull-up resistor is not set, fix the pin to avoid through current because the input gate

always operates.

PU*:

Programmable pull-up pin in input gate disable state. No through current flows even if the pin is set to high impedance.

PD*:

Programmable pull-down pin in input gate disable state. No through current flows even if the pin is set to high

impedance.

▲:

When a HALT instruction is executed and CPU stops at the address of the port register, an input gate operates. Fix the

pin to avoid through current, and change the program. In all other cases, input is not accepted; output is at high

impedance.

×:

Cannot be set.

TMP93CS41 数据表(PDF) 34 Page - Toshiba Semiconductor

TMP93CS41 数据表(HTML) 34 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TMP93CS41 数据表(PDF) 34 Page - Toshiba Semiconductor

TMP93CS41 数据表(HTML) 34 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载