数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP93CS41 数据表(PDF) 39 Page - Toshiba Semiconductor

部件名 TMP93CS41
功能描述  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMP93CS41 数据表(HTML) 39 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 35Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 36Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 37Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 38Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 39Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 40Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 41Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 42Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 43Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 248 page
background image
TMP93CS40/TMP93CS41
2004-02-10
93CS40-37
(SWI3 routine)
(main)
RETI
DI
SWI 3
(main)
INTT0
(Level 3)
INTT1
(Level 4)
(INTT0 interrupt routine)
IFF
←4
IFF
←3
RETI
EI 3
(INTT1 interrupt routine)
IFF
←5
IFF
←4
RETI
(INTT1 interrupt routine)
During processing an interrupt of priority level 3, the IFF is set to
4. When an interrupt with a level higher than 4 is generated, the
CPU accepts the interrupt with the higher priority level, causing
interrupt processing to nest.
The CPU accepts a software interrupt request during DI
status (IFF
= 7) because the request has a priority of level 7.
The IFF is not changed by the software interrupt.
During execution of the main program, the CPU accepts an
interrupt request. The CPU then increments IFF so that no
new interrupts of priority level 1 will be accepted during
processing of the interrupt routine.
The DI instruction is executed in the main program, so that
only interrupts of priority level 7 are accepted. In this state the
CPU does not increment the IFF even if the CPU accepts an
interrupt request of level 7.
If an interrupt with a priority level higher than the interrupt
currently being processed is generated, the CPU accepts the
interrupt with the higher level. The program counter which returns
at [5] is the state address of the INTT0 interrupt routine.
INTT0
(Level 1)
(INTT0 interrupt routine)
(main)
IFF
←2
IFF
←1
RETI
EI 1
(1) Maskable interrupt
NMI
(Level 7)
(NMI routine)
(main)
IFF
←7
IFF
←7
RETI
DI
(2) Non-maskable interrupt
(3) Interrupt nesting
(4) Software interrupt
(main)
(INTT0 interrupt routine)
RETI
EI 3
RETI
INTT1
(Level 4)
XXX
INTT0
(Level 3)
(5) Timing of interrupt acceptance
(underline): Instruction
[1], [2],
…:
Execution flow
[1]
[2]
[3]
[4]
[5]
[1]
[5]
[2]
[3]
[4]
[1]
[5]
[2]
[3]
[4]
[1]
[2]
[3]
[4]
[9]
[8]
[7]
[6]
[5]
[1]
[8]
[2]
[5]
[7]
[4]
[3]
[6]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com