| 数据搜索系统,热门电子元器件搜索 |
|
TMP93CS41 数据表(PDF) 26 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP93CS41 数据表(HTML) 26 Page - Toshiba Semiconductor |
|
26 / 248 page ![]() TMP93CS40/TMP93CS41 2004-02-10 93CS40-24 (2) CLK pin The CLK pin outputs the internal clock signal fSYS divided by 2. The type of output is determined by one bit in the clock output control register, CKOCR<CLKEN>. Writing 1 sets the clock output, and writing “0” sets the CLK pin to high impedance. CKOCR<CLKEN> is set to “0” upon resetting. During resetting, the CLK pin is internally pulled up regardless of the value of the <CLKEN> register. Table 3.3.4 States of the <CLKEN> Register, and CLK Pin Operation after Reset Type No. CKOCR<CLKEN> CLK Pin Operation TMP93CS40 0 High impedance TMP93CS41 1 fSYS/2 clock output Note: To set CKOCR<CLKEN> = “0” and set the CLK pin to high impedance, an external pull-up resistor is needed to prevent current from flowing to the input buffer of the CLK pin. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |