| 数据搜索系统,热门电子元器件搜索 |
|
STCMB1 数据表(PDF) 52 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STCMB1 数据表(HTML) 52 Page - STMicroelectronics |
|
52 / 59 page ![]() STCMB1 layout hints STCMB1 52/59 DocID028958 Rev 4 2. Connect the pin #13 (GND) to the RTN star point making the connections as short as possible and using a track width suitable to minimize its impedance (larger than 1 mm). Keep this connection separated from any other GND connection, especially if carrying high currents. 3. PCB tracks carrying high dV/dt signals have to be as short as possible. This minimizes the noise radiation that might affect high impedance points working with low level signals. Therefore, the PCB tracks connected to the boost inductor, PFC MOSFET drain, PFC rectifier and LLC resonant tank MOSFETs and transformer have to be routed as short as possible and their width has to be at least 1.5 mm, in order to minimize their parasitic inductance. Pay attention also to the insulation creepage distance. Figure 31. STCMB1 power section and RTN connections 4. Place the VCC filter capacitor (ceramic, 470 nF ÷ 1 µF) close to the STCMB1 connecting it to the VCC pin (pin #15) and to the GND (pin #13). 5. Keep signal components as close as possible to the relevant pins. Connect the components relevant to the FB (pin #3), COMP (pin #4), TON (pin #5) CF (pin #7), CSS (pin #8) RFMIN (pin #9), STBY (pin #10) close to the GND pin of the STCMB1 (pin #13). All components and traces connected to the mentioned pins have to be placed far from traces and connections carrying signals with high dV/dt. 6. The tracks relevant to the whole net of the pin #3 (FB) have to be as short as possible and far from high dV/dt signal tracks. Because of its high impedance, the pin could pick up noise affecting the PFC operation. If an additional circuit is needed to pull-down the pin to latch the STCMB1 in case of OTP or the open loop, it has to be placed close to the pin itself. 7. Place the RC filtering components of the PFC and LLC current sensing as close as possible to the relevant pins, ISEN_PFC and ISEN_HB. Filtering resistors in series have to be placed nearby the pins as well. The filtering capacitors ground connection have to be near to the pin #13 (GND), on the signal ground connection. Components and traces connected to the mentioned pins have to be placed far from traces and connections carrying signals with high dV/dt. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |