数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STCMB1 数据表(PDF) 7 Page - STMicroelectronics

部件名 STCMB1
功能描述  TM PFC with X-cap discharge and LLC resonant combo controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STCMB1 数据表(HTML) 7 Page - STMicroelectronics

Back Button STCMB1 Datasheet HTML 3Page - STMicroelectronics STCMB1 Datasheet HTML 4Page - STMicroelectronics STCMB1 Datasheet HTML 5Page - STMicroelectronics STCMB1 Datasheet HTML 6Page - STMicroelectronics STCMB1 Datasheet HTML 7Page - STMicroelectronics STCMB1 Datasheet HTML 8Page - STMicroelectronics STCMB1 Datasheet HTML 9Page - STMicroelectronics STCMB1 Datasheet HTML 10Page - STMicroelectronics STCMB1 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 59 page
background image
DocID028958 Rev 4
7/59
STCMB1
Pin connections and description
59
3FB
Being the pin uncommitted, its voltage is proportional to the instantaneous output voltage of the
PFC stage. Under steady state conditions the voltage on the pin sits at the internal reference of
the error amplifier (2.5 V). If the voltage exceeds the steady state value by 7% (e.g.: due to an
output voltage overshoot) switching is stopped until it gets back close to it.
If the FB voltage falls below 0.5 V, a failure of the output divider is assumed and both the PFC
stage and the half-bridge are latched off. The HV start-up generator is intermittently turned on
to keep the device supplied. To restart the device it is necessary to disconnect the unit from the
input source.
As the input voltage monitor for the half-bridge, the pin handles power-on and power-off
sequencing. As the device is turned on, the PFC stage starts first and the half-bridge is kept
disabled until the FB voltage exceeds 2.4 V. In case the voltage is already above 2.4 V as the
PFC starts, the half-bridge waits 0.2 ms before starting, so to have always consistent power-on
sequencing. The half-bridge is again inhibited as the voltage on the pin falls below 1.75 V
(dc brown-out).
4COMP
To avoid an uncontrolled rise of the output voltage at the zero load, when the voltage on the pin
falls below 1 V (typical value) the gate driver output will be inhibited (burst mode operation).
5TON
Maximum on-time of the PFC MOSFET. A resistor and a capacitor in parallel are connected
from this pin to ground. When the MOSFET of the PFC stage is ON an internal current
generator produces a ramp that, along with the voltage on the COMP pin, determines the turn-
off instant of the MOSFET.
6ZCD
Boost inductor's demagnetization sensing input. A negative-going edge triggers the PFC
MOSFET's turn-on. The pin can be connected to an auxiliary winding of the boost inductor
through a resistor or to the drain of the MOSFET via an RC series.
7CF
Timing capacitor for HB oscillator. A capacitor connected from this pin to GND is charged by an
internal current generator programmed by the external network connected to the RFMIN pin. In
each half cycle the ramp starts as the tank current (sensed through the ISEN_HB pin) and the
applied square wave voltage has the same sign ( e.g.: ISEN_HB positive during the high-side
MOSFET on-time and ISEN_HB negative during low-side MOSFET on-time ). The ramp is
reset as a fixed peak value is reached. This also causes the HB to be toggled.
8CSS
HB soft-start. This pin connects an external capacitor to GND and a resistor to the RFMIN pin
that set both the initial oscillator frequency and the time constant for the frequency shift that
occurs as the chip starts up (soft-start). An internal switch discharges this capacitor every time
the chip turns off (VCC < UVLO, FB < 1.75 V, ISEN_HB > 1.5 V) to make sure it will be soft-
started next. Additionally the switch is activated when the voltage on the current sense pin
(ISEN) exceeds 0.8 V or when the converter is working in the capacitive mode operation. As
long as the voltage on the pin is lower than 0.3 V, the burst mode operation and second level
OCP protection are inhibited.
9RFMIN
Timeshift setting. This pin provides an accurate 2 V reference, and a resistor connected from
this pin to GND defines a current that is used to set the maximum timeshift. To close the
feedback loop that regulates the converter output voltage by modulating the timeshift, the
phototransistor of an optocoupler will be connected to this pin through a resistor. The value of
this resistor will set the minimum timeshift. An R-C series connected from this pin to GND sets
the timeshift at the start-up to prevent an excessive energy inrush (soft-start).
Table 1. Pin description (continued)
Pin
no.
Name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com