数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPM098C 数据表(PDF) 28 Page - STMicroelectronics

部件名 STPM098C
功能描述  Automotive dual digital 8-phase controller with PMBus™
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPM098C 数据表(HTML) 28 Page - STMicroelectronics

Back Button STPM098C Datasheet HTML 24Page - STMicroelectronics STPM098C Datasheet HTML 25Page - STMicroelectronics STPM098C Datasheet HTML 26Page - STMicroelectronics STPM098C Datasheet HTML 27Page - STMicroelectronics STPM098C Datasheet HTML 28Page - STMicroelectronics STPM098C Datasheet HTML 29Page - STMicroelectronics STPM098C Datasheet HTML 30Page - STMicroelectronics STPM098C Datasheet HTML 31Page - STMicroelectronics STPM098C Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 110 page
background image
Figure 16. Latched fault - Permanent fault timing diagram
DRIVE
Fault
Occurrence
FAULT
(PMBus
Flag)
FAULT (pin)
VRRDY (pin)
SM_ALERT
(pin)
VRn_EN
PWMn
Fault persist
Fault appear
t
Tclear (**)
3Tclk
HiZ
(*)
(*) Signaling Filter Time = Fault Detection + Reaction Time
(**) Tclear is the minimum time VRn_EN shall be asserted LOW for fault clear to be effective
Fault Detection +
Reaction Time
Table 22. VRn_EN clear time electrical characteristics
Symbol
Parameter
Test condition Min Typ Max Unit
Notes
VRn_EN_tclear Minimum time interval to assert a low value on VRn_EN
10
-
-
μs
[n = 1, 2]
3.4.2.2
Latched fault with active pull-down
This fault reaction scenario is intended to reduce the undershoot on the output voltage when recovery from an
overvoltage condition. When an overvoltage fault is detected and the related FHC register is programmed at “11”,
the related PMBus™ flag is set to ‘1’ and related fault redirection pins are asserted low.
Internal logic reacts in first place by setting all PWM output assigned to the loop to ‘0’, then the internal logic
reacts by establishing SAFE_HIZ state if either of the following conditions is verified:
VSENn ≤ 0.25 V_th for an interval longer than T_tout_mon_detect_dly
ISENn - CFILT/VREF1 ≤ -IOUTm_noc_slow_th
The SAFE_HIZ mode can be left when all the following conditions are met in this sequence:
1. Latched fault is removed.
2. Clear mechanism - One of the following actions, required by application software:
VR_EN1/VR_EN2 is asserted low for at least T_clear and then asserted back high.
CLEAR_FAULTS command by PMBus™ (clears all faults).
Dedicated clear commands by PMBus™ (clears single fault).
STPM098C
Functional description
DS14440 - Rev 1
page 28/110



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com