数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAR4002ACPZ-R7 数据表(PDF) 40 Page - Analog Devices

部件名 ADAR4002ACPZ-R7
功能描述  0.5 GHz to 19 GHz, 1-Channel, Bidirectional True Time Delay Unit
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAR4002ACPZ-R7 数据表(HTML) 40 Page - Analog Devices

Back Button ADAR4002ACPZ-R7 Datasheet HTML 36Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 37Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 38Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 39Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 40Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 41Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 42Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 43Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 66 page
background image
Data Sheet
ADAR4002
THEORY OF OPERATION
analog.com
Rev. A | 40 of 66
RF PATH
The ADAR4002 is a low power, broadband, bidirectional, single-
channel IC for use in applications requiring programmable time
delay and/or attenuation. Both the RF1 and RF2 ports are internally
matched to 50 Ω. The ADAR4002 is intended to operate over a
frequency range of 2 GHz to 18 GHz, but the device can operate
down to 500 MHz and up to 19 GHz with limited degradation in
performance. The DSA is connected to the RF1 port, while RF2 is
connected to the TDU. Driving the RF1 port allows improved P1dB
performance vs. DSA code, relative to driving RF2. See the Typical
Performance Characteristics section for more detail.
TDU AND DSA
The TDU has 7-bit resolution, with two selectable time delay rang-
es, 508 ps and 254 ps, which creates step sizes of 4 ps and 2 ps,
respectively. Time Delay Range 0 is recommended for applications
extending down to 2 GHz where 508 ps of time delay provides
approximately 365° of phase shift. While Time Delay Range 1 is
recommended for applications 4 GHz and above, where 254 ps of
time delay provides 365° of phase shift at 4 GHz. Range 1 also
provides less loss relative to Range 0, which is advantageous as
the ADAR4002 insertion loss increases with frequency. Table 9
shows a summary of the time delay control.
Table 9. Time Delay Control Summary
Range
Maximum Time Delay
Step Size
0
508 ps
4 ps
1
254 ps
2 ps
The DSA has 6-bit resolution with an attenuation range of 31.5 dB
and step size of 0.5 dB.
The DSA and TDU are digitally controlled by either the register and
on-chip sequencers (SPI mode) or the shift register mode. Both
modes clock data into and out of the chip via a shared set of digital
pins. The MODE pin controls the digital mode of the chip. See the
Digital Section for more details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com