| 数据搜索系统,热门电子元器件搜索 |
|
ADAR4002ACPZ-R7 数据表(PDF) 55 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAR4002ACPZ-R7 数据表(HTML) 55 Page - Analog Devices |
|
55 / 66 page ![]() Data Sheet ADAR4002 REGISTER MAP analog.com Rev. A | 55 of 66 Table 14. ADAR4002 Register Summary (Continued) Addr Name Bits Bit Name Description Reset Access 1 RESERVED Reserved. 0x0 R 0 DATA_LOAD Load Signal for Second Rank of Registers. This bit auto clears after being set. 0x0 R/W 0x58 TD28 7 FR_TDRANGE28 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W [6:0] FIRSTRANK_TIMEDELAY28 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x59 DSA28 [7:2] FIRSTRANK_DSA28 6-Bit Attenuation Control. Default = 0x3F, maximum attenuation. 0x3F R/W 1 RESERVED Reserved. 0x0 R 0 DATA_LOAD Load Signal for Second Rank of Registers. This bit auto clears after being set. 0x0 R/W 0x5A TD29 7 FR_TDRANGE29 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W [6:0] FIRSTRANK_TIMEDELAY29 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x5B DSA29 [7:2] FIRSTRANK_DSA29 6-Bit Attenuation Control. Default = 0x3F, maximum attenuation. 0x3F R/W 1 RESERVED Reserved. 0x0 R 0 DATA_LOAD Load Signal for Second Rank of Registers. This bit auto clears after being set. 0x0 R/W 0x5C TD30 7 FR_TDRANGE30 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W [6:0] FIRSTRANK_TIMEDELAY30 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x5D DSA30 [7:2] FIRSTRANK_DSA30 6-Bit Attenuation Control. Default = 0x3F, maximum attenuation. 0x3F R/W 1 RESERVED Reserved. 0x0 R 0 DATA_LOAD Load Signal for Second Rank of Registers. This bit auto clears after being set. 0x0 R/W 0x5E TD31 7 FR_TDRANGE31 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W [6:0] FIRSTRANK_TIMEDELAY31 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x5F DSA31 [7:2] FIRSTRANK_DSA31 6-Bit Attenuation Control. Default = 0x3F, maximum attenuation. 0x3F R/W 1 RESERVED Reserved. 0x0 R 0 DATA_LOAD Load Signal for Second Rank of Registers. This bit auto clears after being set. 0x0 R/W 0x60 STREAMWRITE00 7 FR_TDRANGE00 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W [6:0] FIRSTRANK_TIMEDELAY00, Bits[6:0] 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x61 STREAMWRITE01 [7:2] FIRSTRANK_DSA00 6-Bit Attenuation Control. Default = 0x3F, maximum attenuation. 0x3F R/W 1 FR_TDRANGE01 Time Delay Range. 0 = Range 0, 508 ps, and 1 = Range 1, 254 ps. 0x0 R/W 0 FIRSTRANK_TIMEDELAY01, Bit 6 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W 0x62 STREAMWRITE02 [7:2] FIRSTRANK_TIMEDELAY01, Bits[5:0] 7-Bit Time Delay Control. Default = 0x00, minimum time delay. 0x0 R/W |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |