ADAR4002ACPZ-R7 datasheet(47/66 Pages) AD

47 / 66 page

Data Sheet

ADAR4002

APPLICATIONS INFORMATION

analog.com

Rev. A | 47 of 66

Shift Register Mode Digital Interface Block

Diagrams

Figure 130 and Figure 131 show the shift register mode digital

interface block diagrams.

Figure 130. Multiple Chip Configuration in Shift Register Mode

Figure 131. Shift Register Mode with Parallel Chips

POWER MANAGEMENT RECOMMENDATIONS

The ADAR4002 has two voltage supplies, a 1.2 V supply and

a 1.0 V supply, and each supply has different maximum current

requirements. To supply both voltages to several ADAR4002 chips,

follow the power-management recommendations detailed in this

section and shown in Table 13 and Figure 132.

Note that a 12 V supply is assumed available in the application, and

this supply is used as the input voltage to both the LT3045 and the

LTM8074, or the MAXM17631.

For the 1.0 V and 1.2 V supply, the voltage steps down from

12 V to 1.9 V for best performance with the LTM8074 (or

MAXM17631). The stepped-down 1.9 V output from the LTM8074

(or MAXM17631) drives the input voltage of the LT3045, which

performs the final voltage step-down to 1.0 V and 1.2 V. The

LT3045 output can drive the 1.0 V and 1.2 V supply of to 1024

ADAR4002 devices at typical. The typical expected 1.2 V current

and 1.0 V current are 0.3 mA and 0.4 mA respectively.

Because of the low-current consumption per the ADAR4002, the I

x R voltage drop across the power distribution network on the PCB

is small. Therefore, a single LDO regulator is able to power at least

100 devices to 200 devices, depending on the design of the power

distribution network.

In general, a switcher and LDO regulator combination configuration

is recommended where the total current is more than 100 mA for

power efficiency reasons. Where the total current is less than 50

mA, using an LDO regulator with a switcher is not power efficient.

If the total current is between 50 mA and 100 mA, other factors like

heat dissipation, cost, and size must be considered along with the

power efficiency.

Table 13. Power Management Recommendations

ADAR4002 Chips

Total 1.2 V Current,

I1.2V (mA)

LDO

Switcher

LT3045

Not applicable

256

LT3045

LTM8074 or

MAXM17631

1024

307

LT3045

LTM8074 or

MAXM17631

Figure 132. Recommended Power Management of up to 1024 ADAR4002

Devices at Typical Operating Conditions

ADAR4002ACPZ-R7 数据表(PDF) 47 Page - Analog Devices

ADAR4002ACPZ-R7 数据表(HTML) 47 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

ADAR4002ACPZ-R7 数据表(PDF) 47 Page - Analog Devices

ADAR4002ACPZ-R7 数据表(HTML) 47 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载