SSM3582ACPZ-R7 datasheet(41/58 Pages) AD

41 / 58 page

Data Sheet

SSM3582A

Rev. A | Page 41 of 58

Address: 0x05, Reset: 0x8A, Name: AMP_DAC_CTRL

DAC Low Power Mode.

1: DAC low power m ode enabled.

0: DAC low power m ode dis abled.

Am plifier Analog Gain Select.

11: 21 dB (16 V peak).

10: 19 dB (12.6 V peak).

1: 16 dB (8.9 V peak).

0: 13 dB (6.3 V peak).

Right Channel DAC Output Polarity

Control.

1: Invert the DAC output.

0: Norm al behavior.

Edge Rate Control.

1: Low EMI m ode operation.

0: Norm al operation.

Left Channel DAC Output Polarity

Control.

1: Invert the DAC output.

0: Norm al behavior.

[7] DAC_LPM (R/W)

[1:0] ANA_GAIN (R/W)

[6] RESERVED

[2] RESERVED

[5] DAC_POL_R (R/W)

[3] EDGE (R/W)

[4] DAC_POL_L (R/W)

Table 29. Bit Descriptions for AMP_DAC_CTRL

Bits

Bit Name

Settings

Description

Reset

Access

DAC_LPM

DAC Low Power Mode.

0x1

R/W

DAC low power mode disabled.

DAC low power mode enabled.

RESERVED

Reserved.

0x0

DAC_POL_R

Right Channel DAC Output Polarity Control.

0x0

R/W

Normal behavior.

Invert the DAC output.

DAC_POL_L

Left Channel DAC Output Polarity Control.

0x0

R/W

Normal behavior.

Invert the DAC output.

EDGE

Edge Rate Control.

0x1

R/W

Normal operation.

Low EMI mode operation.

RESERVED

Reserved.

0x0

[1:0]

ANA_GAIN

Amplifier Analog Gain Select.

0x2

R/W

13 dB (6.3 V peak).

16 dB (8.9 V peak).

19 dB (12.6 V peak).

21 dB (16 V peak).

SSM3582ACPZ-R7 数据表(PDF) 41 Page - Analog Devices

SSM3582ACPZ-R7 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载