数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SSM3582ACPZ-R7 数据表(PDF) 23 Page - Analog Devices

部件名 SSM3582ACPZ-R7
功能描述  2×, 31.76 W, Digital Input, Filterless Stereo Class D Audio Amplifier
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

SSM3582ACPZ-R7 数据表(HTML) 23 Page - Analog Devices

Back Button SSM3582ACPZ-R7 Datasheet HTML 19Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 20Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 21Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 22Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 23Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 24Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 25Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 26Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 58 page
background image
Data Sheet
SSM3582A
Rev. A | Page 23 of 58
POUT (W)
NO FERRITE BEAD, 220pF CAPACITOR
ANALOG GAIN = 12.6V peak (MONO)
RL = 3Ω
PVDD = 12V
0
10
20
30
40
50
60
70
80
90
100
NORMAL EMI
LOW EMI
0
5
10
15
20
25
30
Figure 61. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 12.6 V peak,
RL = 3 Ω, PVDD = 12 V
POUT (W)
NO FERRITE BEAD, 220pF CAPACITOR
ANALOG GAIN = 16V peak (MONO)
RL = 3Ω
PVDD = 16V
0
10
20
30
40
50
60
70
80
90
100
NORMAL EMI
LOW EMI
0
5
10
15
20
25
30
35
40
45
50
Figure 62. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 16 V peak,
RL = 3 Ω, PVDD = 16 V
0
2
4
6
8
10
12
14
5
6
7
8
9
10
11
12
PVDD (V)
POUT = 10%
POUT = 1%
ANALOG GAIN = 8.9V peak (MONO)
RL = 4Ω
Figure 63. Power vs. PVDD, Analog Gain = 8.9 V peak, RL = 4 Ω
PVDD (V)
0
5
10
15
20
25
30
7
8
9
10
11
12
ANALOG GAIN = 8.9V peak (MONO)
RL = 2Ω
POUT = 10%
POUT = 1%
Figure 64. Power vs. PVDD, Analog Gain = 8.9 V peak, RL = 2 Ω
7
8
9
10
11
12
13
14
15
16
PVDD (V)
0
10
20
30
40
50
60
POUT = 10%
POUT = 1%
ANALOG GAIN = 12.6V peak (MONO)
RL = 2Ω
Figure 65. Power vs. PVDD, Analog Gain = 12.6 V peak, RL = 2 Ω
7
8
9
10
11
12
13
14
15
16
PVDD (V)
POUT = 10%
POUT = 1%
0
10
20
30
40
50
60
70
ANALOG GAIN = 16V peak MONO)
RL = 2Ω
Figure 66. Power vs. PVDD, Analog Gain = 16 V peak, RL = 2 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com