数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RC19302A00AGNT#KD0 数据表(PDF) 46 Page - Renesas Technology Corp

部件名 RC19302A00AGNT#KD0
功能描述  PCIe Gen7 1.8V 2-Input Clock Mux Family with LOS
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RC19302A00AGNT#KD0 数据表(HTML) 46 Page - Renesas Technology Corp

Back Button RC19302A00AGNT#KD0 Datasheet HTML 42Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 43Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 44Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 45Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 46Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 47Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 48Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 49Page - Renesas Technology Corp RC19302A00AGNT#KD0 Datasheet HTML 50Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 62 page
background image
R31DS0210EU0106 Rev.1.06
Page 46
May 11, 2026
RC193xx Datasheet
5.3
Differential CLK Output Configurations
5.3.1
Internal CLK Source Termination Enabled (ZOUT_SEL_tri = 0 or 1)
The RC193xx LP-HCSL CLK outputs have internal source terminations and directly drive industry-standard
HCSL-level inputs with no external components. They support both 85 and 100 ohm differential impedances
(ZO = ZDIF = 85 or 100 ohm) in Figure 17 through Figure 19. The combination of source termination and receiver
termination results in a double-terminated load. The CLK outputs can drive double-terminated loads, however,
when double-terminated, the CLK output swing will be half of the source-terminated values.
Figure 17. Direct-Coupled Source-Terminated HCSL (ZOUT_SEL_tri = 0 or 1)
Table 32. CLKIN Configuration Bits
Configuration
CLKIN1
AC_IN1
B35[3]
CLKIN1
RX_TERM1
B35[2]
CLKIN0
AC_IN0
B35[1]
CLKIN0
RX_TERM0
B35[0]
Notes
HCSL Input Levels (PCIe
Standard)
0
0
0
0
Default values
LVDS Input Levels
1
0
1
0
Eliminates need for external
bias circuit. Must use
external RT.
External AC-Coupling
1
0
1
0
Eliminates need for external
bias circuit.
Receiver Termination
0
1
0
1
Prevents reflections for non-
PCIe applications.
Figure 13. HCSL Input Levels (PCIe Standard)
Figure 14. LVDS Input Levels
Figure 15. External AC-Coupling
Figure 16. Receiver Termination
CLKIN
CLKINb
HCSL/LP-HCSL Inputs
Bias
CLKIN
CLKINb
LVDS
RT = 85 or 100 ohms
CAC
CAC
Bias
CLKIN
CLKINb
Externally AC-coupled
CLKIN
CLKINb
Internal receiver termination
RC193xx
HCSL
Input
ZO
ZDIF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com