ADE7166 datasheet(116/148 Pages) AD

116 / 148 page

ADE75xx/ADE71xx

Preliminary Technical Data

Rev. PrE | Page 116 of 148

PLL_FLT

If set, indicates that PLL is not locked

RESERVED

EXTREFEN

Set this bit if an external reference is connected to the REFIN pin.

Controls the function of the P1.0/RX pin.

RXPROG [1:0]

Function

GPIO

RX with wakeup disabled

1-0

RXPROG[1:0]

RX with wakeup enabled

Start ADC Measurement SFR (ADCGO, 0xD8)

Bit

Location

Bit

Addr.

Bit

Name

Default

Value

Description

0xDF

PLL_FTL_ACK

Set this bit to clear the PLL fault bit, PLL_FLT in the PERIPH register. A PLL

fault is generated if a reset was caused because the PLL lost lock.

6-3

0xDE –

0xDB

Reserved

0xDA

VDCIN_ADC_GO

Set this bit to initiate an external voltage measurement. This bit will be

cleared when the measurement request is received by the ADC.

0xD9

TEMP_ADC_GO

Set this bit to initiate a temperature measurement. This bit will be cleared

when the measurement request is received by the ADC.

0xD8

BATT_ADC_GO

Set this bit to initiate a battery measurement. This bit will be cleared when

the measurement request is received by the ADC.

ADE7166 数据表(PDF) 116 Page - Analog Devices

ADE7166 数据表(HTML) 116 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载