| 数据搜索系统,热门电子元器件搜索 |
|
STLS2F01 数据表(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLS2F01 数据表(HTML) 20 Page - STMicroelectronics |
|
20 / 48 page ![]() I/O bus interface description STLS2F01 20/48 Figure 6. Local bus write timing 3.6 Interrupt handling An interrupt controller is built in STLS2F01 processor to handle internal and external interrupt. The most significant 4 bits of the interrupt INTn[5:0] in STLS2E01 are still being used as interrupt in STLS2F01, while the other two bits are used for new interrupt in STLS2F01, such as PCI_IRQ and GPIO, etc. How to handle the interrupt between processors: the interrupt initiator writes the dedicated interrupt register in the chipset. Upon receiving the request for interrupt transmission, the chipset will request the target processor for interrupt. The processor handles the request in the same way as the previous STLS2E01 and beyond. lioden liodir lioadlock liocs pciclk lioaddr lioad liowr addr[7:0] addr[7:0]+1 addr[23:8]data_0 data_1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |