数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLS2F01 数据表(PDF) 31 Page - STMicroelectronics

部件名 STLS2F01
功能描述  Loongson 2F: High performance 64-bit superscalar MIPS® microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F01 数据表(HTML) 31 Page - STMicroelectronics

Back Button STLS2F01 Datasheet HTML 27Page - STMicroelectronics STLS2F01 Datasheet HTML 28Page - STMicroelectronics STLS2F01 Datasheet HTML 29Page - STMicroelectronics STLS2F01 Datasheet HTML 30Page - STMicroelectronics STLS2F01 Datasheet HTML 31Page - STMicroelectronics STLS2F01 Datasheet HTML 32Page - STMicroelectronics STLS2F01 Datasheet HTML 33Page - STMicroelectronics STLS2F01 Datasheet HTML 34Page - STMicroelectronics STLS2F01 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 48 page
background image
STLS2F01
DDR2 SDRAM controller interface description
31/48
DLL_LOCK
24:16
0x0
0x0-0x1ff
Number of delay elements in master
DLL lock. Read-only
DLL_INCREMENT
8:0
0x0
0x0-0x1ff
Number of elements to add to
DLL_START_POINT when searching
for lock.
CONF_CTL_15[63:32]
Offset: 0xf0
DDR2 667:0x00b4000a
DQS_OUT_SHIFT_BYPASS
56:48
0x0
0x0-0x1ff
Number of delay elements to include
in the write DQS signal to the
DRAMs during writes when DLL is
being bypassed.
DLL_START_POINT
40:32
0x0
0x0-0x1ff
Initial delay count when searching for
lock in master DLL.
CONF_CTL_16[31:0]
Offset: 0x100
DDR2 667:0x00000087
INT_ACK
25:16
0x0
0x0-0x3ff
Clear mask of the INT_STATUS
parameter. Write-only.
WR_DQS_SHIFT_BYPASS
8:0
0x0
0x0-0x1ff
Number of delay elements to include
in the clk_wr signal in the controller
when DLL is being bypassed.
CONF_CTL_16[63:32]
Offset: 0x100
DDR2 667:0x00000000
INT_STATUS
58:48
0x0
0x0-0x7ff
Status of interrupt features in the
controller. Read-only.
INT_MASK
42:32
0x0
0x0-0x7ff
Mask for controller_int signals from
the INT_STATUS parameter.
CONF_CTL_17[31:0]
Offset: 0x110
DDR2 667:0x0000181b
EMRS1_DATA
30:16
0x0
0x0-0x7ff EMRS1 data.
TREF
13:0
0x0
0x0-0x3ff DRAM TREF parameter in cycles.
CONF_CTL_17[63:32]
Offset: 0x110
DDR2 667:0x00000000
EMRS2_DATA_1
62:48 0x0000
0x0-
0x7fff
EMRS2 data for chip select 1.
EMRS2_DATA_0
46:32 0x0000
0x0-
0x7fff
EMRS2 data for chip select 0.
CONF_CTL_18[31:0]
Offset: 0x120
DDR2 667:0x00000000
EMRS2_DATA_3
30:16 0x0000
0x0-
0x7fff
EMRS2 data for chip select 3.
EMRS2_DATA_2
14:0
0x0000
0x0-
0x7fff
EMRS2 data for chip select 2.
CONF_CTL_18[63:32]
Offset: 0x120
DDR2 667:0x001c0000
AXI0_EN_SIZE_LT_WIDTH_IN
STR
63:48 0x0000 0x0-0xffff
Allow narrow instructions from port 0
requestors with bit enabled.
Table 12.
DDR SDRAM configuration parameter register format (continued)
Parameters
Bits
Default
value
Range
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com