数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLS2F01 数据表(PDF) 27 Page - STMicroelectronics

部件名 STLS2F01
功能描述  Loongson 2F: High performance 64-bit superscalar MIPS® microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F01 数据表(HTML) 27 Page - STMicroelectronics

Back Button STLS2F01 Datasheet HTML 23Page - STMicroelectronics STLS2F01 Datasheet HTML 24Page - STMicroelectronics STLS2F01 Datasheet HTML 25Page - STMicroelectronics STLS2F01 Datasheet HTML 26Page - STMicroelectronics STLS2F01 Datasheet HTML 27Page - STMicroelectronics STLS2F01 Datasheet HTML 28Page - STMicroelectronics STLS2F01 Datasheet HTML 29Page - STMicroelectronics STLS2F01 Datasheet HTML 30Page - STMicroelectronics STLS2F01 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 48 page
background image
STLS2F01
DDR2 SDRAM controller interface description
27/48
CONF_CTL_07[31:0]
Offset: 0x70
DDR2 667:0x000f090a
ECC_C_ID
27:24
0x0
0x0-0xf
Source ID associated with
correctable ECC event. Read-only
CS_MAP
19:16
0x0
0x0-0xf
Number of active chip selects used
in address decoding.
CASLAT_LIN_GATE
11:8
0x0
0x0-0xf
Adjusts data capture gate open by
half cycles.
CASLAT_LIN
3:0
0x0
0x0-0xf
Sets latency from read command
send to data receive from/to
controller.
CONF_CTL_07[63:32]
Offset: 0x70
DDR2 667:0x00000400
MAX_ROW_REG
59:56
0xf
0x0-0xf
Maximum width of memory address
bus. Read-only
MAX_COL_REG
51:48
0xe
0x0-0xe
Maximum width of column address in
DRAMs. Read-only
INITAREF
43:40
0x0
0x0-0xf
Number of auto-refresh command to
execute during DRAM initialization.
ECC_U_ID
35:32
0x0
0x0-0xf
Source ID associated with the
uncorrectable ECC even. Read-only.
CONF_CTL_08[31:0]
Offset: 0x80
DDR2 667:0x01020408
ODT_RD_MAP_CS3
27:24
0x0
0x0-0xf
ODT chip select 3 map for reads.
Determines which chip(s) will have
termination when a read occurs on
chip 3.
ODT_RD_MAP_CS2
19:16
0x0
0x0-0xf
ODT chip select 2 map for reads.
Determines which chip(s) will have
termination when a read occurs on
chip 2.
ODT_RD_MAP_CS1
11:8
0x0
0x0-0xf
ODT chip select 1 map for reads.
Determines which chip(s) will have
termination when a read occurs on
chip 1.
ODT_RD_MAP_CS0
3:0
0x0
0x0-0xf
ODT chip select 0 map for reads.
Determines which chip(s) will have
termination when a read occurs on
chip 0.
CONF_CTL_08[63:32]
Offset: 0x80
DDR2 667:0x01020408
ODT_WR_MAP_CS3
59:56
0x0
0x0-0xf
ODT chip select 3 map for writes.
Determines which chip(s) will have
termination when a write occurs on
chip 3.
Table 12.
DDR SDRAM configuration parameter register format (continued)
Parameters
Bits
Default
value
Range
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com