数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLS2F02 数据表(PDF) 12 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 12 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 8Page - STMicroelectronics STLS2F02 Datasheet HTML 9Page - STMicroelectronics STLS2F02 Datasheet HTML 10Page - STMicroelectronics STLS2F02 Datasheet HTML 11Page - STMicroelectronics STLS2F02 Datasheet HTML 12Page - STMicroelectronics STLS2F02 Datasheet HTML 13Page - STMicroelectronics STLS2F02 Datasheet HTML 14Page - STMicroelectronics STLS2F02 Datasheet HTML 15Page - STMicroelectronics STLS2F02 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 49 page
background image
Interface description
STLS2F02
12/49
2.5
Initialization signals
Table 5 details the initialization signals.
The STLS2F02 processor includes two reset signals:
SYSRESETn: This reset signal is the only way to reset whole STLS2F02 processor.
SYSCLK and MEMCLK must provide stable clock when SYSRESETn is valid. The
width of SYSRESETn should be more than one clock period. Internal reset-control
begins to reset the internal logic when the reset signal is invalid. The internal reset is
finished after 64K SYSCLK cycle. The reset exception vector can then be executed.
PCI_RESETn: This signal works as an output when the processor works as a system
main bridge. The reset of PCIX devices in the system must be controlled by this signal.
When the processor works as a PCI/PCIX device, the signal works as reset input to the
PCI interface of the processor.
Note:
Resetting the PCI interface when a process is running may cause the processor to stop
working.
PCI_CONFIG defines the working mode of the processor interface. It must be stable during
system reset, so that software can read this value from an internal register after system start
up. The PCI address of the first instruction is 0x1FC0 0000 when system start from PCI is
configured. Otherwise the first instruction is fetched from address 0 of local bus ROM.
Table 5.
Initialization interface signals
Name
Input/output
Description
SYSRESETn
I
System reset. Low state of the signal must be maintained
more than one SYSCLK period. It can be asynchronous
to SYSCLK
PCI_RESETn
I/O
PCI interface reset
PCI_CONFIG
I
PCI configuration
7
undefined
6:5
PCIX BUS speed selection
4
PCIX BUS mode
3
Master mode
2
Start from PCI
1
External PCI arbitration
0
16-bit starting ROM
Note:
6
5
4
PCIX BUS mode
00
0
PCI 33/66
01
1
PCIX 66
10
1
PCIX 100
11
1
PCIX 133



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com