数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STLS2F02 数据表(PDF) 25 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 25 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 21Page - STMicroelectronics STLS2F02 Datasheet HTML 22Page - STMicroelectronics STLS2F02 Datasheet HTML 23Page - STMicroelectronics STLS2F02 Datasheet HTML 24Page - STMicroelectronics STLS2F02 Datasheet HTML 25Page - STMicroelectronics STLS2F02 Datasheet HTML 26Page - STMicroelectronics STLS2F02 Datasheet HTML 27Page - STMicroelectronics STLS2F02 Datasheet HTML 28Page - STMicroelectronics STLS2F02 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 49 page
background image
STLS2F02
DDR2 SDRAM controller interface description
25/49
4.4.3
Parameter formats
Table 12.
DDR SDRAM configuration parameter register format
Parameters
Bits
Default
value
Range
Description
CONF_CTL_00[31:0] Offset: 0x00
DDR2 667:0x00000101
AREFRESH
24:24
0x0
0x0-0x1
Initiate auto-refresh when specified by
AUOT_REFRESH_MODE. WRITE-
ONLY
AP
16:16
0x0
0x0-0x1
Enable auto pre-charge mode of
controller
ADDR_CMP_EN
8:8
0x0
0x0-0x1
Enable address collision detection for
command queue placement logic
ACTIVE_AGING
0:0
0x0
0x0-0x1
Enable command aging in the
command queue, avoiding low priority
command hungry
CONF_CTL_00[63:32] Offset: 0x00
DDR2 667:0x01000100
DDR2_SDRAM_MODE
56:56
0x0
0x0-0x1
DDRI or DDRII mode
CONCURRENTAP
48:48
0x0
0x0-0x1
Allow controller to issue cmds to other
banks while a bank is in auto pre-
charge. Note: most DDR2 DIMM
vendor do not support this feature
BANK_SPLIT_EN
40:40
0x0
0x0-0x1
Enable bank splitting for cmd queue
placement logic
AUTO_REFRESH_MODE
32:32
0x0
0x0-0x1
Sets if auto-refresh occurs be at next
burst or next cmd boundary
CONF_CTL_01[31:0] Offset: 0x10
DDR2 667:0x00010000
ECC_DISBALE_W_UC_ERR
24:24
0x0
0x0-0x1
Disable auto-corruption of ECC when
un-correctable errors occur in R/M/W
operations.
DQS_N_EN
16:16
0x0
0x0-0x1
Single-ended or differential dqs pins.
DLL_BYPASS_MODE
8:8
0x0
0x0-0x1
Enable the DLL bypass feature of the
controller.
DLLLOCKREG
0:0
0x0
0x0-0x1
Status of DLL lock coming out of
master delay. READ-ONLY
CONF_CTL_01[63:32] Offset: 0x10
DDR2 667:0x00100000
FWC
56:56
0x0
0x0-0x1
Force a write checks. Xor
XOR_CHECK_BITS with ecc code and
write to memory. WRITE_ONLY
FAST_WRITE
48:48
0x0
0x0-0x1
Sets when write cmds are issued to
DRAM device.
ENABLE_QUICK_SREFRESH
40:40
0x0
0x0-0x1
Allows user to interrupt memory
initialization to enter self-refresh mode.
EIGHT_BANK_MODE
32:32
0x0
0x0-0x1
Number of banks on the DRAM(s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com