数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLS2F02 数据表(PDF) 23 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 23 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 19Page - STMicroelectronics STLS2F02 Datasheet HTML 20Page - STMicroelectronics STLS2F02 Datasheet HTML 21Page - STMicroelectronics STLS2F02 Datasheet HTML 22Page - STMicroelectronics STLS2F02 Datasheet HTML 23Page - STMicroelectronics STLS2F02 Datasheet HTML 24Page - STMicroelectronics STLS2F02 Datasheet HTML 25Page - STMicroelectronics STLS2F02 Datasheet HTML 26Page - STMicroelectronics STLS2F02 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 49 page
background image
STLS2F02
DDR2 SDRAM controller interface description
23/49
4.3
DDR2 SDRAM write protocol
As shown in Figure 9 DDR2 SDRAM write protocol, the command (CMD) includes RAS_n,
CAS_n and WE_n. When a write request happens, RAS_n=1, CAS_n=0,and WE_n=0.
Unlike a read transaction, DQM is used to identify the write mask. In other words, the
number of written bytes is needed. DQM is synchronous with DQS.
Figure 9.
DDR2 SDRAM write protocol
CAS latency = 3, write latency = read latency = 2, burst length = 4
4.4
DDR2 SDRAM parameters
Since different DDR2 SDRAMs may be used in a system, DDR2 SDRAM needs
configuration after power-on reset. The JESD79-2B standard defines the configuration
operations and procedure in detail. DDR2 is not available before the memory is initialized. In
STLS2F02-based systems, after the system motherboard is initialized, the DDR2 SDRAM
controller must configure the memory type before the memory is used. The configuration
parameters are written into the 29 64-bit registers corresponding to the physical address
0x0000 0000 0FFF FE00. In one register, single, multiple or partial parameter data can be
included. The configuration register and its parameters are shown in Table 12: DDR SDRAM
configuration parameter register format
Note:
Unused bits are reserved.
4.4.1
Memory initialization sequence
The memory initialization sequence is as follows:
1.
System reset, aresetn signal is set to 0, all register content is set to its initial value
2.
System reset release, aresetn signal is set to 1
3.
Issue 64-bit write command to configuration register, all 29 registers are configured. If
register CTRL_03 is written in this step, the parameter of start should be set 0.
4.
Issue 64-bit write command to register CTRL_03. Set the parameter of start to 1. The
memory controller then sends the initial instruction to memory automatically.
CMD
WRITE A
NOP
NOP
NOP
NOP
NOP
Precharge
NOP
Bank A
Activate
≤ tDQS6
WL = RL - 1 = 2
DINA0
DINA1
DINA2
DINA3
T0
T1
T2
T3
T4
T5
T6
T7
Tn
CK/CK
DQS/DQS
DQS
≥ WR
≥ tRP
Completion of
the Burst Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com