数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STLS2F02 数据表(PDF) 34 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 34 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 30Page - STMicroelectronics STLS2F02 Datasheet HTML 31Page - STMicroelectronics STLS2F02 Datasheet HTML 32Page - STMicroelectronics STLS2F02 Datasheet HTML 33Page - STMicroelectronics STLS2F02 Datasheet HTML 34Page - STMicroelectronics STLS2F02 Datasheet HTML 35Page - STMicroelectronics STLS2F02 Datasheet HTML 36Page - STMicroelectronics STLS2F02 Datasheet HTML 37Page - STMicroelectronics STLS2F02 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 49 page
background image
DDR2 SDRAM controller interface description
STLS2F02
34/49
CONF_CTL_21[31:0]
Offset: 0x150
DDR2 667:0x00000036
ECC_C_ADDR[7:0]
31:24
0x0000
0x0-
0x1FFFFFFFF
Address of correctable ECC event.
READ-ONLY
TINIT
23:0
0x0000
0x0-0xFFFFF DRAM TINIT parameter in cycles.
CONF_CTL_21[63:32]
Offset: 0x150
DDR2 667:0x00000000
ECC_C_ADDR[36:8]
60:32
0x0
0x0-
0x1FFFFFFFF
Address of correctable ECC event.
READ-ONLY
CONF_CTL_22[31:0]
Offset: 0x160
DDR2 667:0x00000000
ECC_U_ADDR[31:0]
31:0
0x0
0x0-
0x1FFFFFFFF
Address of uncorrectable ECC event.
READ-ONLY
CONF_CTL_22[63:32]
Offset: 0x160
DDR2 667:0x00000000
ECC_U_ADDR[36:32]
36:32
0x0
0x0-
0x1FFFFFFFF
Address of uncorrectable ECC event.
rEAD-ONLY
CONF_CTL_23[31:0]
Offset: 0x170
DDR2 667:0x00000000
OUT_OF_RANGE_ADDR[31:0]
31:0
0x0
0x0-
0x1FFFFFFFF
Address of cmd that caused an Out-of-
Range interrupt. READ-ONLY
CONF_CTL_23[63:32]
Offset: 0x170
DDR2 667:0x00000000
OUT_OF_RANGE_ADDR[36:32]
36:32
0x0
0x0-
0x1FFFFFFFF
Address of cmd that caused an Out-of-
Range interrupt. READE-ONLY
CONF_CTL_24[31:0]
Offset: 0x180
DDR2 667:0x00000000
PORT_CMD_ERROR_ADDR[31:0]
31:0
0x0
0x0-
0x1FFFFFFFF
Address of port that caused the PORT
cmd error. READ-ONLY
CONF_CTL_24[63:32]
Offset: 0x180
DDR2 667:0x00000000
PORT_CMD_ERROR_ADDR[36:32]
36:32
0x0
0x0-
0x1FFFFFFFF
Address of port that caused the PORT
cmd error. READ-ONLY
CONF_CTL_25[31:0]
Offset: 0x190
DDR2 667:0x00000000
ECC_C_DATA[31:0]
31:0
0x0
0x0-
0x1FFFFFFFF
Data associated with correctable ECC
event. READ-ONLY
CONF_CTL_25[63:32]
Offset: 0x190
DDR2 667:0x00000000
ECC_C_DATA[63:32]
63:32
0x0
0x0-
0x1FFFFFFFF
Data associated with correctable ECC
event. READ-ONLY
CONF_CTL_26[31:0]
Offset: 0x1A0
DDR2 667:0x00000000
ECC_U_DATA[31:0]
31:0
0x0
0x0-
0x1FFFFFFFF
Data associated with uncorrectable
ECC event. READ-ONLY
CONF_CTL_26[63:32]
Offset: 0x1A0
DDR2 667:0x00000000
ECC_U_DATA[63:32]
63:32
0x0
0x0-
0x1FFFFFFFF
Data associated with uncorrectable
ECC event. READ-ONLY
Table 12.
DDR SDRAM configuration parameter register format (continued)
Parameters
Bits
Default
value
Range
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com