数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STLS2F02 数据表(PDF) 27 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 27 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 23Page - STMicroelectronics STLS2F02 Datasheet HTML 24Page - STMicroelectronics STLS2F02 Datasheet HTML 25Page - STMicroelectronics STLS2F02 Datasheet HTML 26Page - STMicroelectronics STLS2F02 Datasheet HTML 27Page - STMicroelectronics STLS2F02 Datasheet HTML 28Page - STMicroelectronics STLS2F02 Datasheet HTML 29Page - STMicroelectronics STLS2F02 Datasheet HTML 30Page - STMicroelectronics STLS2F02 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 49 page
background image
STLS2F02
DDR2 SDRAM controller interface description
27/49
WRITEINTERP
16:16
0x0
0x0-0x1
Allow controller to interrupt write bursts
to the DRAMs with a read cmd.
TREF_ENABLE
8:8
0x0
0x0-0x1
Issue self-refresh cmds to the DRAMs
every TREF cycle.
TRAS_LOCKOUT
0:0
0x0
0x0-0x1
Allow the controller to execute auto
pre-charge cmds before TRAS_MIN
expires.
CONF_CTL_04[63:32]
Offset: 0x40
DDR2 667:0x01000202
RTT_0
57:56
0x0
0x0-0x3
On-Die termination resistance setting
for all DRAM devices.
CTRL_RAW
49:48
0x0
0x0-0x3
ECC error checking and correcting
control.
2’b00 – no ECC
2’b01 – report error only, not corrected
2’b10 – no ECC device used
2’b11 – report and correct ECC error
AXI0_W_PRIORITY
41:40
0x0
0x0-0x3
Priority of write cmds from port 0.
AXI0_R_PRIORITY
33:32
0x0
0x0-0x3
Priority of read cmds from port 0.
CONF_CTL_05[31:0]
Offset: 0x50
DDR2 667:0x04050202
COLUMN_SIZE
26:24
0x0
0x0-0x7
Difference between number of column
pins available and number being used.
CASLAT
18:16
0x0
0x0-0x7
Encoded CAS latency sent to DRAMs
during initialization.
ADDR_PINS
10:8
0x0
0x0-0x7
Difference between number of addr
pins available and number being used.
RTT_PAD_TERMINATION
1:0
0x0
0x0-0x3
Set termination resistance in controller
pads.
CONF_CTL_05[63:32]
Offset: 0x50
DDR2 667:0x00000000
Q_FULLNESS
58:56
0x0
0x0-0x7
Quantity that determines cmd queue
full.
PORT_DATA
_ERROR_TYPE
50:48
0x0
0x0-0x7
Type of error and access type that
caused the PORT data error. READ-
ONLY
bit 0 – Data Overflow. The wirte data
quantity exceeded the
Maximum_Byte_Request configured
option.
bit 1 – Write data interleaved beyond
supported interleaving depth.
bit 2 – ECC 2-bit error.
Table 12.
DDR SDRAM configuration parameter register format (continued)
Parameters
Bits
Default
value
Range
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com