数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLS2F02 数据表(PDF) 14 Page - STMicroelectronics

部件名 STLS2F02
功能描述  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLS2F02 数据表(HTML) 14 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 10Page - STMicroelectronics STLS2F02 Datasheet HTML 11Page - STMicroelectronics STLS2F02 Datasheet HTML 12Page - STMicroelectronics STLS2F02 Datasheet HTML 13Page - STMicroelectronics STLS2F02 Datasheet HTML 14Page - STMicroelectronics STLS2F02 Datasheet HTML 15Page - STMicroelectronics STLS2F02 Datasheet HTML 16Page - STMicroelectronics STLS2F02 Datasheet HTML 17Page - STMicroelectronics STLS2F02 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 49 page
background image
Interface description
STLS2F02
14/49
2.9
Clock signals
Table 8 details the STLS2F02 chip clocks. The processor has three system input clock
signals. (SYSCLK, MEMCLK and PCI_CLK). TESTCLK is only used for chip test.
The CPU core clock and DDR2 control clock are generated separately by the PLL using
SYSCLK and MEMCLK. The frequency division is controlled by CLKSEL. For further
information about the division factor, see Table 9 and Table 10. MEMCLK frequency can
also be configured through control register CR88 except pins CLKSEL [9:5]. Please refer to
register CR88 in the STLS2F02 user manual.
Table 8.
Clock signals
Name
Input/output
Description
SYSCLK
I
System input clock, which drives the built-in PLL to
generate core clock. It also used as clock of system reset
circuit
MEMCLK
I
DDR2 controller input clock, which is used by the built-in
PLL to generate DDR2 control clock
CLKSEL[4:0]
I
PLL frequency division control signal of core clock, see
Table 9
CLKSEL[9:5]
I
PLL frequency division control signal of DDR2 controller
clock, see
Table 10
PCI_CLK
I
Clock for PCI and local bus interface.
Table 9.
Processor internal/external frequency configuration
CLKSEL[4:0]
Multi.
factor
Input frequency
range (MHz)
CLKSEL[4:0]
Multi.
factor
Input frequency
range (MHz)
11xxx
1
-
10000
2.25
88.9~177.8
01100
6.5
61.5~123.1
10001
2.5
80.0~160.0
01101
7
57.1~114.3
10010
2.75
72.7~145.5
01110
7.5
53.3~106.7
10011
3
66.7~133.3
01111
8
50.0~100.0
10100
3.25
61.5~123.1
00000
9
88.9~177.8
10101
3.5
57.1~114.3
00001
10
80.0~160.0
10110
3.75
53.3~106.7
00010
11
72.7~145.5
10111
4
50.0~100.0
00011
12
66.7~133.3
01000
4.5
88.9~177.8
00100
13
61.5~123.1
01001
5
80.0~160.0
00101
14
57.1~114.3
01010
5.5
72.7~145.5
00110
15
53.3~106.7
01011
6
66.7~133.3
00111
16
50.0~100.0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com