SH7708 datasheet(335/633 Pages) RENESAS

335 / 633 page

317

11.4.2

Status Flag Clear Timing

The status flag can be cleared by writing a 0 from the CPU. Figure 11.9 shows the timing.

Peripheral address bus

UNF, ICPF

TCR address

TCR write cycle

Figure 11.9 Status Flag Clear Timing

11.4.3

Interrupt Sources and Priorities

The TMU produces underflow interrupts for each channel. When the interrupt request flag and

interrupt enable bit are both set to 1, the interrupt is requested. Codes are set in the exception

source register (INTEVT) for these interrupts and interrupt handling occurs according to the

codes.

The relative priorities of channels can be changed using the interrupt controller (see section 6,

Interrupt Controller) and section 4, Exception Handling. Table 11.3 lists TMU interrupt sources.

Table 11.3

TMU Interrupt Sources

Channel

Interrupt Source

Description

Priority

TUNI0

Underflow interrupt 0

High

TUNI1

Underflow interrupt 1

↑

TUNI2

Underflow interrupt 2

↓

TICPI2

Input capture interrupt 2

Low

SH7708 数据表(PDF) 335 Page - Renesas Technology Corp

SH7708 数据表(HTML) 335 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载