SH7708 datasheet(43/633 Pages) RENESAS

43 / 633 page

Table 2.2

Addressing Modes and Effective Addresses (cont)

Addressing

Mode

Instruction

Format

Effective Address Calculation Method

Calculation Formula

PC-relative

Effective address is sum of register PC and

Rn contents.

PC + Rn

Immediate

#imm:8

8-bit immediate data imm of TST, AND, OR,

or XOR instruction is zero-extended.

—

#imm:8

8-bit immediate data imm of MOV, ADD, or

CMP/EQ instruction is sign-extended.

—

#imm:8

8-bit immediate data imm of TRAPA

instruction is zero-extended and multiplied

by 4.

—

Note:

For the addressing modes below that use a displacement (disp), the assembler descriptions

in this manual show the value before scaling (x1, x2, or x4) is performed according to the

operand size. This is done to clarify the operation of the IC. Refer to the relevant assembler

notation rules for the actual assembler descriptions.

@ (disp:4, Rn) ; Register indirect with displacement

@ (disp:8, Rn) ; GBR indirect with displacement

@ (disp:8, PC) ; PC-relative with displacement

disp:8, disp:12; PC-relative

SH7708 数据表(PDF) 43 Page - Renesas Technology Corp

SH7708 数据表(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

SH7708 数据表(PDF) 43 Page - Renesas Technology Corp

SH7708 数据表(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载