数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 38 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 38 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 34Page - Renesas Technology Corp SH7708 Datasheet HTML 35Page - Renesas Technology Corp SH7708 Datasheet HTML 36Page - Renesas Technology Corp SH7708 Datasheet HTML 37Page - Renesas Technology Corp SH7708 Datasheet HTML 38Page - Renesas Technology Corp SH7708 Datasheet HTML 39Page - Renesas Technology Corp SH7708 Datasheet HTML 40Page - Renesas Technology Corp SH7708 Datasheet HTML 41Page - Renesas Technology Corp SH7708 Datasheet HTML 42Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 633 page
background image
20
Longword
Longword
31
0
15
23
7
Byte0 Byte1 Byte2 Byte3
Word1
Big-endian mode
Word0
Address A + 4
Address A + 8
Address A + 4
Address A
Address A
Address A + 1 Address A + 3
31
0
15
23
7
Byte3 Byte2 Byte1 Byte0
Word0
Little-endian mode
Word1
Address A + 11
Address A + 10 Address A + 8
Address A
Address A + 8
Address A + 9
Address A + 2
Figure 2.7 Byte, Word, and Longword Alignment
2.3
Instruction Features
2.3.1
Execution Environment
Data Length: The SH7708 Series instruction set is implemented with fixed-length 16-bit wide
instructions executed in a pipelined sequence with single-cycle execution for most instructions.
All operations are executed in 32-bit longword units. Memory can be accessed in 8-bit byte, 16-bit
word, or 32-bit longword units, with byte or word units sign-extended into 32-bit longwords.
Literals are sign-extended in arithmetic operations (MOV, ADD, and CMP/EQ instructions) and
zero-extended in logical operations (TST, AND, OR, and XOR instructions).
Load/Store Architecture: The SH7708 Series features a load-store architecture in which basic
operations are executed in registers. Operations requiring memory access are executed in registers
following register loading, except for bit-manipulation operations such as logical AND functions,
which are executed directly in memory.
Delayed Branching: Unconditional branching is implemented as delayed branch operations.
Pipeline disruptions due to branching are minimized by the execution of the instruction following
the delayed branch instruction prior to branching. Conditional branch instructions are of two
kinds, delayed and normal.
BRA
TRGET
ADD
R1, R0
;ADD is executed prior to branching to TRGET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com