SH7708 datasheet(21/633 Pages) RENESAS

21 / 633 page

Table 1.1

SH7708 Series Features (cont)

Item

Features

Memory

management

unit (MMU)

• 4 Gbytes of address space, 256 address spaces (8-bit ASID)

• Supports single virtual memory mode and multiple virtual memory mode

• Paging system

• Supports multiple page sizes: 1 or 4 kbytes

• 128-entry, 4-way set associative TLB

• Supports software selection of replacement method and random-replacement

algorithms

• Contents of TLB are directly accessible by address mapping

Cache memory

• Choice of operating mode

 Normal mode (8-kbyte cache)

 RAM mode (4-kbyte cache + 4-kbyte RAM)

• Mixed instruction/data, 128 entries, 16-byte block length

 4-way set associative (8-kbyte cache)

 2-way set associative (4-kbyte cache)

• Selectable write method (write-back/write-through), LRU (least recently used)

replacement algorithm

• Single-stage write-back buffer

• Contents of TLB can be accessed directly by address mapping (can be used

as on-chip memory)

Interrupt

controller

(INTC)

• 5 external interrupt pins (NMI, IRL0 to IRL3)

• Encoded input of 15 external interrupt sources via pins IRL0 to IRL3

• On-chip peripheral interrupts: priority levels set for each module

User break

controller

(UBC)

• Supports debugging by user break interrupts

• 2 break channels

• Addresses, data values, type of access, and data size can all be set as break

conditions

• Supports a sequential break function

SH7708 数据表(PDF) 21 Page - Renesas Technology Corp

SH7708 数据表(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载